Struct lpc177x_8x::can1::gsr::R [−][src]
pub struct R { /* fields omitted */ }
Value read from the register
Methods
impl R
[src]
impl R
pub fn bits(&self) -> u32
[src]
pub fn bits(&self) -> u32
Value of the register as raw bits
pub fn rbs(&self) -> RBSR
[src]
pub fn rbs(&self) -> RBSR
Bit 0 - Receive Buffer Status. After reading all messages and releasing their memory space with the command 'Release Receive Buffer,' this bit is cleared.
pub fn dos(&self) -> DOSR
[src]
pub fn dos(&self) -> DOSR
Bit 1 - Data Overrun Status. If there is not enough space to store the message within the Receive Buffer, that message is dropped and the Data Overrun condition is signalled to the CPU in the moment this message becomes valid. If this message is not completed successfully (e.g. because of an error), no overrun condition is signalled.
pub fn tbs(&self) -> TBSR
[src]
pub fn tbs(&self) -> TBSR
Bit 2 - Transmit Buffer Status.
pub fn tcs(&self) -> TCSR
[src]
pub fn tcs(&self) -> TCSR
Bit 3 - Transmit Complete Status. The Transmission Complete Status bit is set '0' (incomplete) whenever the Transmission Request bit or the Self Reception Request bit is set '1' at least for one of the three Transmit Buffers. The Transmission Complete Status bit will remain '0' until all messages are transmitted successfully.
pub fn rs(&self) -> RSR
[src]
pub fn rs(&self) -> RSR
Bit 4 - Receive Status. If both the Receive Status and the Transmit Status bits are '0' (idle), the CAN-Bus is idle. If both bits are set, the controller is waiting to become idle again. After hardware reset 11 consecutive recessive bits have to be detected until idle status is reached. After Bus-off this will take 128 times of 11 consecutive recessive bits.
pub fn ts(&self) -> TSR
[src]
pub fn ts(&self) -> TSR
Bit 5 - Transmit Status. If both the Receive Status and the Transmit Status bits are '0' (idle), the CAN-Bus is idle. If both bits are set, the controller is waiting to become idle again. After hardware reset 11 consecutive recessive bits have to be detected until idle status is reached. After Bus-off this will take 128 times of 11 consecutive recessive bits.
pub fn es(&self) -> ESR
[src]
pub fn es(&self) -> ESR
Bit 6 - Error Status. Errors detected during reception or transmission will effect the error counters according to the CAN specification. The Error Status bit is set when at least one of the error counters has reached or exceeded the Error Warning Limit. An Error Warning Interrupt is generated, if enabled. The default value of the Error Warning Limit after hardware reset is 96 decimal, see also Section 21.7.7 CAN Error Warning Limit register (CAN1EWL - 0x4004 4018, CAN2EWL - 0x4004 8018).
pub fn bs(&self) -> BSR
[src]
pub fn bs(&self) -> BSR
Bit 7 - Bus Status. Mode bit '1' (present) and an Error Warning Interrupt is generated, if enabled. Afterwards the Transmit Error Counter is set to '127', and the Receive Error Counter is cleared. It will stay in this mode until the CPU clears the Reset Mode bit. Once this is completed the CAN Controller will wait the minimum protocol-defined time (128 occurrences of the Bus-Free signal) counting down the Transmit Error Counter. After that, the Bus Status bit is cleared (Bus-On), the Error Status bit is set '0' (ok), the Error Counters are reset, and an Error Warning Interrupt is generated, if enabled. Reading the TX Error Counter during this time gives information about the status of the Bus-Off recovery.
pub fn rxerr(&self) -> RXERRR
[src]
pub fn rxerr(&self) -> RXERRR
Bits 16:23 - The current value of the Rx Error Counter (an 8-bit value).
pub fn txerr(&self) -> TXERRR
[src]
pub fn txerr(&self) -> TXERRR
Bits 24:31 - The current value of the Tx Error Counter (an 8-bit value).