1 2 3 4 5 6 7
; RUN: llhd-conv -i %s --output-format v ; FAIL since processes don't map to Verilog yet proc @foo () -> () { entry: halt }