#pragma OPENCL EXTENSION cl_khr_fp16 : enable
#ifdef cl_intel_required_subgroup_size
#pragma OPENCL EXTENSION cl_intel_required_subgroup_size : enable
#define INTEL_GPU 1
#define REQD_SUBGROUP_SIZE_16 __attribute__((intel_reqd_sub_group_size(16)))
#define REQD_SUBGROUP_SIZE_32 __attribute__((intel_reqd_sub_group_size(32)))
#elif defined(cl_qcom_reqd_sub_group_size)
#pragma OPENCL EXTENSION cl_qcom_reqd_sub_group_size : enable
#define ADRENO_GPU 1
#define REQD_SUBGROUP_SIZE_64 __attribute__((qcom_reqd_sub_group_size("half")))
#define REQD_SUBGROUP_SIZE_128 __attribute__((qcom_reqd_sub_group_size("full")))
#endif
#define QK_K 256
#define IQ1_S_DELTA 0.125f
typedef struct {
half d uchar qs[QK_K/8] ushort qh[QK_K/32]} block_iq1_s
#undef N_DST
#undef N_SIMDGROUP
#undef N_SIMDWIDTH
#ifdef INTEL_GPU
#define N_DST 4
#define N_SIMDGROUP 1
#define N_SIMDWIDTH 16
#elif defined (ADRENO_GPU)
#define N_DST 4
#define N_SIMDGROUP 1
#define N_SIMDWIDTH 64
#endif
#undef BLOCK_STRIDE
// 8 threads cover one super block, one 32 element sub block each
#define BLOCK_STRIDE (N_SIMDWIDTH/8)
#ifdef INTEL_GPU
REQD_SUBGROUP_SIZE_16
#elif defined (ADRENO_GPU)
REQD_SUBGROUP_SIZE_64
#endif
kernel void kernel_mul_mv_iq1_s_f32(
global char * src0,
ulong offset0,
global char * src1,
ulong offset1,
global char * dst,
ulong offsetd,
int ne00,
int ne01,
ulong nb01,
ulong nb02,
ulong nb03,
int ne12,
ulong nb11,
ulong nb12,
ulong nb13,
int ne0,
int ne1,
int r2,
int r3
) {
src0 = src0 + offset0 src1 = src1 + offset1 dst = dst + offsetd
int ix = get_sub_group_local_id()/8 int it = get_sub_group_local_id()%8
int nb = ne00/QK_K
int r0 = get_group_id(0) int r1 = get_group_id(1) int im = get_group_id(2) int first_row = (r0 * N_SIMDGROUP + get_sub_group_id()) * N_DST
int i12 = im%ne12 int i13 = im/ne12
ulong offset_src0 = first_row*nb01 + (i12/r2)*nb02 + (i13/r3)*nb03 ulong offset_src1 = r1*nb11 + (i12 )*nb12 + (i13 )*nb13
global block_iq1_s * x = (global block_iq1_s *) (src0 + offset_src0) global float * y = (global float *) (src1 + offset_src1)
float yl[32] float sumf[N_DST] = {0.f} float all_sum
global float * y4 = y + ix * QK_K + 32 * it
for (int ib = ix for (int i = 0 yl[i] = y4[i] }
global char * xrow = (global char *)(x + ib)
// only ne01 output rows exist for (int row = 0 global block_iq1_s * xb = (global block_iq1_s *)(xrow + row*nb01)
ushort qhb = xb->qh[it] float dl = (float)xb->d * (float)(2*((qhb >> 12) & 7) + 1) float dlt = (qhb & 0x8000) ? (-1.f - IQ1_S_DELTA) : (-1.f + IQ1_S_DELTA)
global uchar * qsb = xb->qs + 4*it
float acc = 0.f for (int l = 0 uint gi = (uint)qsb[l] | ((((uint)qhb >> (3*l)) & 7) << 8) uint g = iq1_s_grid[gi] for (int j = 0 acc += yl[8*l+j+0] * ((float)((g >> (8*j+0)) & 0xF) + dlt) acc += yl[8*l+j+4] * ((float)((g >> (8*j+4)) & 0xF) + dlt) }
}
sumf[row] += dl * acc }
y4 += BLOCK_STRIDE * QK_K }
global float * dst_f32 = (global float *) dst + im*ne0*ne1 + r1*ne0
for (int row = 0 all_sum = sub_group_reduce_add(sumf[row]) if (first_row + row < ne01) {
if (get_sub_group_local_id() == 0) {
dst_f32[first_row + row] = all_sum }
}
}
}