libreda-db 0.0.4

Layout and netlist datastructures for chip design.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36


/*
 * Copyright (c) 2020-2021 Thomas Kramer.
 *
 * This file is part of LibrEDA 
 * (see https://codeberg.org/libreda).
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Affero General Public License as
 * published by the Free Software Foundation, either version 3 of the
 * License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Affero General Public License for more details.
 *
 * You should have received a copy of the GNU Affero General Public License
 * along with this program. If not, see <http://www.gnu.org/licenses/>.
 */

//! Data structures for representation of circuit-level netlists.
//!
//! This implementation of a netlist emulates an object oriented approach.
//! Components of the netlist such as circuits, circuit instances, pins and nets are represented
//! by resource counted structs. Interior mutability is heavily used.

pub mod rc_netlist;
pub mod prelude;
pub mod circuit;
pub mod circuit_instance;
pub mod net;
pub mod port;
pub mod pin;
pub mod pin_instance;
pub mod terminal_ref;