libmwemu 0.24.1

x86 32/64bits and system internals emulator, for securely emulating malware and other stuff.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150

use crate::emu::Emu;
use crate::{color, set_bit};
use iced_x86::Instruction;

pub fn execute(emu: &mut Emu, ins: &Instruction, instruction_sz: usize, _rep_step: bool) -> bool {
    emu.show_instruction(color!("Red"), ins);

    // guloader checks bit31 which is if its hipervisor with command
    // https://c9x.me/x86/html/file_module_x86_id_45.html
    // TODO: implement 0x40000000 -> get the virtualization vendor

    if emu.cfg.verbose >= 1 {
        log::trace!(
            "\tcpuid input value: 0x{:x}, 0x{:x}",
            emu.regs().rax,
            emu.regs().rcx
        );
    }

    match emu.regs().rax {
        0x00 => {
            emu.regs_mut().rax = 0x16;
            emu.regs_mut().rbx = 0x756e6547;
            emu.regs_mut().rcx = 0x6c65746e;
            emu.regs_mut().rdx = 0x49656e69;
        }
        0x01 => {
            emu.regs_mut().rax = 0x906ed; // Version Information (Type, Family, Model, and Stepping ID)
            emu.regs_mut().rbx = 0x5100800;
            emu.regs_mut().rcx = 0x7ffafbbf;
            emu.regs_mut().rdx = 0xbfebfbff; // feature
            set_bit!(emu.regs_mut().rdx, 0, 1); // FPU = true
            set_bit!(emu.regs_mut().rdx, 23, 1); // MMX = true
            set_bit!(emu.regs_mut().rdx, 25, 1); // SSE = true
            set_bit!(emu.regs_mut().rdx, 26, 1); // SSE2 = true
        }
        0x02 => {
            emu.regs_mut().rax = 0x76036301;
            emu.regs_mut().rbx = 0xf0b5ff;
            emu.regs_mut().rcx = 0;
            emu.regs_mut().rdx = 0xc30000;
        }
        0x03 => {
            emu.regs_mut().rax = 0;
            emu.regs_mut().rbx = 0;
            emu.regs_mut().rcx = 0;
            emu.regs_mut().rdx = 0;
        }
        0x04 => {
            emu.regs_mut().rax = 0;
            emu.regs_mut().rbx = 0x1c0003f;
            emu.regs_mut().rcx = 0x3f;
            emu.regs_mut().rdx = 0;
        }
        0x05 => {
            emu.regs_mut().rax = 0x40;
            emu.regs_mut().rbx = 0x40;
            emu.regs_mut().rcx = 3;
            emu.regs_mut().rdx = 0x11142120;
        }
        0x06 => {
            emu.regs_mut().rax = 0x27f7;
            emu.regs_mut().rbx = 2;
            emu.regs_mut().rcx = 9;
            emu.regs_mut().rdx = 0;
        }
        0x0d => {
            match emu.regs().rcx {
                1 => {
                    emu.regs_mut().rax = 0xf;
                    emu.regs_mut().rbx = 0x3c0;
                    emu.regs_mut().rcx = 0x100;
                    emu.regs_mut().rdx = 0;
                }
                0 => {
                    emu.regs_mut().rax = 0x1f;
                    emu.regs_mut().rbx = 0x440;
                    emu.regs_mut().rcx = 0x440;
                    emu.regs_mut().rdx = 0;
                }
                2 => {
                    emu.regs_mut().rax = 0x100;
                    emu.regs_mut().rbx = 0x240;
                    emu.regs_mut().rcx = 0;
                    emu.regs_mut().rdx = 0;
                }
                3 => {
                    emu.regs_mut().rax = 0x40;
                    emu.regs_mut().rbx = 0x3c0;
                    emu.regs_mut().rcx = 0;
                    emu.regs_mut().rdx = 0;
                }
                5..=7 => {
                    emu.regs_mut().rax = 0;
                    emu.regs_mut().rbx = 0;
                    emu.regs_mut().rcx = 0;
                    emu.regs_mut().rdx = 0;
                }
                _ => {
                    emu.regs_mut().rax = 0x1f; //0x1f
                    emu.regs_mut().rbx = 0x440; //0x3c0; // 0x440
                    emu.regs_mut().rcx = 0x440; //0x100; // 0x440
                    emu.regs_mut().rdx = 0;
                }
            }
        }
        0x07..=0x6d => {
            emu.regs_mut().rax = 0;
            emu.regs_mut().rbx = 0x29c67af;
            emu.regs_mut().rcx = 0x40000000;
            emu.regs_mut().rdx = 0xbc000600;
        }
        0x6e => {
            emu.regs_mut().rax = 0x960;
            emu.regs_mut().rbx = 0x1388;
            emu.regs_mut().rcx = 0x64;
            emu.regs_mut().rdx = 0;
        }
        0x80000000 => {
            emu.regs_mut().rax = 0x80000008;
            emu.regs_mut().rbx = 0;
            emu.regs_mut().rcx = 0;
            emu.regs_mut().rdx = 0;
        }
        0x80000001 => {
            emu.regs_mut().rax = 0;
            emu.regs_mut().rbx = 0;
            emu.regs_mut().rcx = 0x121;
            emu.regs_mut().rdx = 0x2c100800;
            emu.regs_mut().rsi = 0x80000008;
        }
        0x80000007 => {
            emu.regs_mut().rax = 0;
            emu.regs_mut().rbx = 0;
            emu.regs_mut().rcx = 0;
            emu.regs_mut().rdx = 0x100;
        }
        0x80000008 => {
            emu.regs_mut().rax = 0x3027;
            emu.regs_mut().rbx = 0;
            emu.regs_mut().rcx = 0;
            emu.regs_mut().rdx = 0; //0x100;
        }
        _ => {
            log::trace!("unimplemented cpuid call 0x{:x}", emu.regs().rax);
            return false;
        }
    }
    true
}