1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
use crate::graph;
use crate::module_context::*;

use typed_arena::Arena;

use std::collections::HashMap;

pub(super) struct Register<'a> {
    pub data: &'a graph::RegisterData<'a>,
    pub value_name: String,
    pub next_name: String,
}

pub(super) struct Mem<'a> {
    pub mem: &'a graph::Mem<'a>,
    pub mem_name: String,
    pub read_signal_names: HashMap<(&'a graph::Signal<'a>, &'a graph::Signal<'a>), ReadSignalNames>,
    pub write_address_name: String,
    pub write_value_name: String,
    pub write_enable_name: String,
}

pub struct ReadSignalNames {
    pub address_name: String,
    pub enable_name: String,
    pub value_name: String,
}

pub(super) struct StateElements<'graph, 'arena> {
    pub mems: HashMap<
        (
            &'arena ModuleContext<'graph, 'arena>,
            &'graph graph::Mem<'graph>,
        ),
        Mem<'graph>,
    >,
    pub regs: HashMap<
        (
            &'arena ModuleContext<'graph, 'arena>,
            &'graph graph::Signal<'graph>,
        ),
        Register<'graph>,
    >,
}

impl<'graph, 'arena> StateElements<'graph, 'arena> {
    pub fn new() -> StateElements<'graph, 'arena> {
        StateElements {
            mems: HashMap::new(),
            regs: HashMap::new(),
        }
    }

    pub fn gather(
        &mut self,
        signal: &'graph graph::Signal<'graph>,
        context: &'arena ModuleContext<'graph, 'arena>,
        context_arena: &'arena Arena<ModuleContext<'graph, 'arena>>,
    ) {
        match signal.data {
            graph::SignalData::Lit { .. } => (),

            graph::SignalData::Input { ref name, .. } => {
                if let Some((instance, parent)) = context.instance_and_parent {
                    self.gather(instance.driven_inputs.borrow()[name], parent, context_arena);
                }
            }

            graph::SignalData::Reg { data } => {
                let key = (context, signal);
                if self.regs.contains_key(&key) {
                    return;
                }
                let value_name = format!("__reg_{}_{}", data.name, self.regs.len());
                let next_name = format!("{}_next", value_name);
                self.regs.insert(
                    key,
                    Register {
                        data,
                        value_name,
                        next_name,
                    },
                );
                self.gather(data.next.borrow().unwrap(), context, context_arena);
            }

            graph::SignalData::UnOp { source, .. } => {
                self.gather(source, context, context_arena);
            }
            graph::SignalData::SimpleBinOp { lhs, rhs, .. } => {
                self.gather(lhs, context, context_arena);
                self.gather(rhs, context, context_arena);
            }
            graph::SignalData::AdditiveBinOp { lhs, rhs, .. } => {
                self.gather(lhs, context, context_arena);
                self.gather(rhs, context, context_arena);
            }
            graph::SignalData::ComparisonBinOp { lhs, rhs, .. } => {
                self.gather(lhs, context, context_arena);
                self.gather(rhs, context, context_arena);
            }
            graph::SignalData::ShiftBinOp { lhs, rhs, .. } => {
                self.gather(lhs, context, context_arena);
                self.gather(rhs, context, context_arena);
            }

            graph::SignalData::Mul { lhs, rhs } => {
                self.gather(lhs, context, context_arena);
                self.gather(rhs, context, context_arena);
            }
            graph::SignalData::MulSigned { lhs, rhs } => {
                self.gather(lhs, context, context_arena);
                self.gather(rhs, context, context_arena);
            }

            graph::SignalData::Bits { source, .. } => {
                self.gather(source, context, context_arena);
            }

            graph::SignalData::Repeat { source, .. } => {
                self.gather(source, context, context_arena);
            }
            graph::SignalData::Concat { lhs, rhs } => {
                self.gather(lhs, context, context_arena);
                self.gather(rhs, context, context_arena);
            }

            graph::SignalData::Mux {
                cond,
                when_true,
                when_false,
            } => {
                self.gather(cond, context, context_arena);
                self.gather(when_true, context, context_arena);
                self.gather(when_false, context, context_arena);
            }

            graph::SignalData::InstanceOutput { instance, ref name } => {
                let output = instance.instantiated_module.outputs.borrow()[name];
                let context = context.get_child(instance, context_arena);
                self.gather(output, context, context_arena);
            }

            graph::SignalData::MemReadPortOutput { mem, .. } => {
                let key = (context, mem);
                if self.mems.contains_key(&key) {
                    return;
                }
                let mem_name = format!("__mem_{}_{}", mem.name, self.mems.len());
                // TODO: It might actually be too conservative to trace all read ports,
                //  as we only know that the write port and _this_ read port are reachable
                //  at this point, but we have to keep some extra state to know whether or
                //  not we've hit each read port otherwise.
                let mut read_signal_names = HashMap::new();
                for (index, (address, enable)) in mem.read_ports.borrow().iter().enumerate() {
                    let name_prefix = format!("{}_read_port_{}_", mem_name, index);
                    read_signal_names.insert(
                        (*address, *enable),
                        ReadSignalNames {
                            address_name: format!("{}address", name_prefix),
                            enable_name: format!("{}enable", name_prefix),
                            value_name: format!("{}value", name_prefix),
                        },
                    );
                }
                let name_prefix = format!("{}_write_port_", mem_name);
                let write_address_name = format!("{}address", name_prefix);
                let write_value_name = format!("{}value", name_prefix);
                let write_enable_name = format!("{}enable", name_prefix);
                self.mems.insert(
                    key,
                    Mem {
                        mem,
                        mem_name,
                        write_address_name,
                        write_value_name,
                        write_enable_name,
                        read_signal_names,
                    },
                );
                for (address, enable) in mem.read_ports.borrow().iter() {
                    self.gather(address, context, context_arena);
                    self.gather(enable, context, context_arena);
                }
                if let Some((address, value, enable)) = *mem.write_port.borrow() {
                    self.gather(address, context, context_arena);
                    self.gather(value, context, context_arena);
                    self.gather(enable, context, context_arena);
                }
            }
        }
    }
}