k66 0.0.1

Peripheral access API for Kinetis K66 microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223

#[doc = r" Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - System Options Register 1"]
    pub sopt1: SOPT1,
    #[doc = "0x04 - SOPT1 Configuration Register"]
    pub sopt1cfg: SOPT1CFG,
    #[doc = "0x08 - USB PHY Control Register"]
    pub usbphyctl: USBPHYCTL,
    _reserved0: [u8; 4088usize],
    #[doc = "0x1004 - System Options Register 2"]
    pub sopt2: SOPT2,
    _reserved1: [u8; 4usize],
    #[doc = "0x100c - System Options Register 4"]
    pub sopt4: SOPT4,
    #[doc = "0x1010 - System Options Register 5"]
    pub sopt5: SOPT5,
    _reserved2: [u8; 4usize],
    #[doc = "0x1018 - System Options Register 7"]
    pub sopt7: SOPT7,
    #[doc = "0x101c - System Options Register 8"]
    pub sopt8: SOPT8,
    #[doc = "0x1020 - System Options Register 9"]
    pub sopt9: SOPT9,
    #[doc = "0x1024 - System Device Identification Register"]
    pub sdid: SDID,
    #[doc = "0x1028 - System Clock Gating Control Register 1"]
    pub scgc1: SCGC1,
    #[doc = "0x102c - System Clock Gating Control Register 2"]
    pub scgc2: SCGC2,
    #[doc = "0x1030 - System Clock Gating Control Register 3"]
    pub scgc3: SCGC3,
    #[doc = "0x1034 - System Clock Gating Control Register 4"]
    pub scgc4: SCGC4,
    #[doc = "0x1038 - System Clock Gating Control Register 5"]
    pub scgc5: SCGC5,
    #[doc = "0x103c - System Clock Gating Control Register 6"]
    pub scgc6: SCGC6,
    #[doc = "0x1040 - System Clock Gating Control Register 7"]
    pub scgc7: SCGC7,
    #[doc = "0x1044 - System Clock Divider Register 1"]
    pub clkdiv1: CLKDIV1,
    #[doc = "0x1048 - System Clock Divider Register 2"]
    pub clkdiv2: CLKDIV2,
    #[doc = "0x104c - Flash Configuration Register 1"]
    pub fcfg1: FCFG1,
    #[doc = "0x1050 - Flash Configuration Register 2"]
    pub fcfg2: FCFG2,
    #[doc = "0x1054 - Unique Identification Register High"]
    pub uidh: UIDH,
    #[doc = "0x1058 - Unique Identification Register Mid-High"]
    pub uidmh: UIDMH,
    #[doc = "0x105c - Unique Identification Register Mid Low"]
    pub uidml: UIDML,
    #[doc = "0x1060 - Unique Identification Register Low"]
    pub uidl: UIDL,
    #[doc = "0x1064 - System Clock Divider Register 3"]
    pub clkdiv3: CLKDIV3,
    #[doc = "0x1068 - System Clock Divider Register 4"]
    pub clkdiv4: CLKDIV4,
}
#[doc = "System Options Register 1"]
pub struct SOPT1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Options Register 1"]
pub mod sopt1;
#[doc = "SOPT1 Configuration Register"]
pub struct SOPT1CFG {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "SOPT1 Configuration Register"]
pub mod sopt1cfg;
#[doc = "USB PHY Control Register"]
pub struct USBPHYCTL {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "USB PHY Control Register"]
pub mod usbphyctl;
#[doc = "System Options Register 2"]
pub struct SOPT2 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Options Register 2"]
pub mod sopt2;
#[doc = "System Options Register 4"]
pub struct SOPT4 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Options Register 4"]
pub mod sopt4;
#[doc = "System Options Register 5"]
pub struct SOPT5 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Options Register 5"]
pub mod sopt5;
#[doc = "System Options Register 7"]
pub struct SOPT7 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Options Register 7"]
pub mod sopt7;
#[doc = "System Options Register 8"]
pub struct SOPT8 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Options Register 8"]
pub mod sopt8;
#[doc = "System Options Register 9"]
pub struct SOPT9 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Options Register 9"]
pub mod sopt9;
#[doc = "System Device Identification Register"]
pub struct SDID {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Device Identification Register"]
pub mod sdid;
#[doc = "System Clock Gating Control Register 1"]
pub struct SCGC1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Gating Control Register 1"]
pub mod scgc1;
#[doc = "System Clock Gating Control Register 2"]
pub struct SCGC2 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Gating Control Register 2"]
pub mod scgc2;
#[doc = "System Clock Gating Control Register 3"]
pub struct SCGC3 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Gating Control Register 3"]
pub mod scgc3;
#[doc = "System Clock Gating Control Register 4"]
pub struct SCGC4 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Gating Control Register 4"]
pub mod scgc4;
#[doc = "System Clock Gating Control Register 5"]
pub struct SCGC5 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Gating Control Register 5"]
pub mod scgc5;
#[doc = "System Clock Gating Control Register 6"]
pub struct SCGC6 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Gating Control Register 6"]
pub mod scgc6;
#[doc = "System Clock Gating Control Register 7"]
pub struct SCGC7 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Gating Control Register 7"]
pub mod scgc7;
#[doc = "System Clock Divider Register 1"]
pub struct CLKDIV1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Divider Register 1"]
pub mod clkdiv1;
#[doc = "System Clock Divider Register 2"]
pub struct CLKDIV2 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Divider Register 2"]
pub mod clkdiv2;
#[doc = "Flash Configuration Register 1"]
pub struct FCFG1 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Flash Configuration Register 1"]
pub mod fcfg1;
#[doc = "Flash Configuration Register 2"]
pub struct FCFG2 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Flash Configuration Register 2"]
pub mod fcfg2;
#[doc = "Unique Identification Register High"]
pub struct UIDH {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Unique Identification Register High"]
pub mod uidh;
#[doc = "Unique Identification Register Mid-High"]
pub struct UIDMH {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Unique Identification Register Mid-High"]
pub mod uidmh;
#[doc = "Unique Identification Register Mid Low"]
pub struct UIDML {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Unique Identification Register Mid Low"]
pub mod uidml;
#[doc = "Unique Identification Register Low"]
pub struct UIDL {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "Unique Identification Register Low"]
pub mod uidl;
#[doc = "System Clock Divider Register 3"]
pub struct CLKDIV3 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Divider Register 3"]
pub mod clkdiv3;
#[doc = "System Clock Divider Register 4"]
pub struct CLKDIV4 {
    register: ::vcell::VolatileCell<u32>,
}
#[doc = "System Clock Divider Register 4"]
pub mod clkdiv4;