1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
#[derive(Copy, Clone)]
pub enum Register {
A,
B,
C,
D,
H,
Z,
}
pub enum RegisterOrImm {
Reg(Register),
Imm8(u8),
Imm16(u16),
}
pub struct Assembler {
buffer: Vec<u8>,
}
impl Assembler {
pub fn new() -> Assembler {
Assembler { buffer: Vec::new() }
}
pub fn bytes(&self) -> Vec<u8> {
self.buffer.clone()
}
/// Moves a register or 8-bit immediate value from `src` into a register `dest`.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn mw(&mut self, dest: Register, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x08 | dest as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(dest as u8);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Loads a 8-bit value from memory into a register `dest`.
/// If `src` is `Some(...)`, the value passed in `src` is used as the source address.
/// If `src` is `None`, the value in the `HL` register is used as the source address.
pub fn lw(&mut self, dest: Register, src: Option<u16>) {
match src {
Some(addr) => {
self.buffer.push(0x01 << 4 | dest as u8);
self.emit_u16(addr);
}
None => {
self.buffer.push(0x01 << 4 | 0x08 | dest as u8);
}
}
}
/// Stores an 8-bit value from a register `src` into memory.
/// If `dest` is `Some(...)`, the value passed in `dest` is used as the destination address.
/// If `dest` is `None`, the value in the `HL` register is used as the destination address.
pub fn sw(&mut self, dest: Option<u16>, src: Register) {
match dest {
Some(addr) => {
self.buffer.push(0x02 << 4 | src as u8);
self.emit_u16(addr);
}
None => {
self.buffer.push(0x02 << 4 | 0x08 | src as u8);
}
}
}
/// Pushes a register or 8-bit immediate value onto the stack.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn push(&mut self, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x03 << 4 | 0x08 | reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x03 << 4);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Pops a value from the stack and loads it into a register `dest`.
pub fn pop(&mut self, dest: Register) {
self.buffer.push(0x04 << 4 | 0x08 | dest as u8);
}
/// Loads a 16-bit value from memory into the `HL` register.
pub fn lda(&mut self, addr: u16) {
self.buffer.push(5 << 4);
self.emit_u16(addr);
}
/// Jumps to the address specified by the `HL` register if the immediate value `src` or the
/// value in the register `src` is not zero.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn jnz(&mut self, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x06 << 4 | 0x08 | reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x06 << 4);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Reads a byte from the port specified by `src` into a register `dest`.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn inb(&mut self, dest: Register, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x07 << 4 | 0x08 | dest as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x07 << 4 | dest as u8);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Writes a byte from a register `src` to the port specified by `dest`.
///
/// # Panics
///
/// Panics if the `dest` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn outb(&mut self, dest: RegisterOrImm, src: Register) {
match dest {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x08 << 4 | 0x08 | src as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x08 << 4 | src as u8);
self.buffer.push(value);
}
_ => panic!("invalid destination operand"),
}
}
/// Adds a register or 8-bit immediate value `src` and the value in a register `dest`.
/// The result is stored in the register `dest`.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn add(&mut self, dest: Register, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x09 << 4 | 0x08 | dest as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x09 << 4 | dest as u8);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Adds with carry a register or 8-bit immediate value `src` and the value in a register `dest`.
/// The result is stored in the register `dest`.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn adc(&mut self, dest: Register, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x0A << 4 | 0x08 | dest as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x0A << 4 | dest as u8);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Performs a bitwise AND operating on a register or 8-bit immediate value `src` and the value in a register `dest`.
/// The result is stored in the register `dest`.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn and(&mut self, dest: Register, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x0B << 4 | 0x08 | dest as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x0B << 4 | dest as u8);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Performs a bitwise OR operating on a register or 8-bit immediate value `src` and the value in a register `dest`.
/// The result is stored in the register `dest`.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn or(&mut self, dest: Register, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x0C << 4 | 0x08 | dest as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x0C << 4 | dest as u8);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Performs a bitwise NOR operating on a register or 8-bit immediate value `src` and the value in a register `dest`.
/// The result is stored in the register `dest`.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn nor(&mut self, dest: Register, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x0D << 4 | 0x08 | dest as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x0D << 4 | dest as u8);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Compares a register or 8-bit immediate value `src` and the value in a register `dest`.
/// Sets the flags register accordingly.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn cmp(&mut self, left: Register, right: RegisterOrImm) {
match right {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x0E << 4 | 0x08 | left as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x0E << 4 | left as u8);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
/// Subtracts a register or 8-bit immediate value `src` from the value in a register `dest`.
/// The result is stored in the register `dest`.
///
/// # Panics
///
/// Panics if the `src` operand is not `RegisterOrImm::Reg()` or `RegisterOrImm:Imm8()`.
pub fn sbb(&mut self, dest: Register, src: RegisterOrImm) {
match src {
RegisterOrImm::Reg(reg) => {
self.buffer.push(0x0F << 4 | 0x08 | dest as u8);
self.buffer.push(reg as u8);
}
RegisterOrImm::Imm8(value) => {
self.buffer.push(0x0F << 4 | dest as u8);
self.buffer.push(value);
}
_ => panic!("invalid source operand"),
}
}
#[inline(always)]
fn emit_u16(&mut self, value: u16) {
self.buffer.push((value & 0xFF) as u8);
self.buffer.push((value >> 8) as u8);
}
}