[−][src]Struct imxrt1062_semc::RegisterBlock
Register block
Fields
mcr: MCR
0x00 - Module Control Register
iocr: IOCR
0x04 - IO Mux Control Register
bmcr0: BMCR0
0x08 - Master Bus (AXI) Control Register 0
bmcr1: BMCR1
0x0c - Master Bus (AXI) Control Register 1
br0: BR0
0x10 - Base Register 0 (For SDRAM CS0 device)
br1: BR1
0x14 - Base Register 1 (For SDRAM CS1 device)
br2: BR2
0x18 - Base Register 2 (For SDRAM CS2 device)
br3: BR3
0x1c - Base Register 3 (For SDRAM CS3 device)
br4: BR4
0x20 - Base Register 4 (For NAND device)
br5: BR5
0x24 - Base Register 5 (For NOR device)
br6: BR6
0x28 - Base Register 6 (For PSRAM device)
br7: BR7
0x2c - Base Register 7 (For DBI-B (MIPI Display Bus Interface Type B) device)
br8: BR8
0x30 - Base Register 8 (For NAND device)
dllcr: DLLCR
0x34 - DLL Control Register
inten: INTEN
0x38 - Interrupt Enable Register
intr: INTR
0x3c - Interrupt Enable Register
sdramcr0: SDRAMCR0
0x40 - SDRAM control register 0
sdramcr1: SDRAMCR1
0x44 - SDRAM control register 1
sdramcr2: SDRAMCR2
0x48 - SDRAM control register 2
sdramcr3: SDRAMCR3
0x4c - SDRAM control register 3
nandcr0: NANDCR0
0x50 - NAND control register 0
nandcr1: NANDCR1
0x54 - NAND control register 1
nandcr2: NANDCR2
0x58 - NAND control register 2
nandcr3: NANDCR3
0x5c - NAND control register 3
norcr0: NORCR0
0x60 - NOR control register 0
norcr1: NORCR1
0x64 - NOR control register 1
norcr2: NORCR2
0x68 - NOR control register 2
norcr3: NORCR3
0x6c - NOR control register 3
sramcr0: SRAMCR0
0x70 - SRAM control register 0
sramcr1: SRAMCR1
0x74 - SRAM control register 1
sramcr2: SRAMCR2
0x78 - SRAM control register 2
sramcr3: SRAMCR3
0x7c - SRAM control register 3
dbicr0: DBICR0
0x80 - DBI-B control register 0
dbicr1: DBICR1
0x84 - DBI-B control register 1
ipcr0: IPCR0
0x90 - IP Command control register 0
ipcr1: IPCR1
0x94 - IP Command control register 1
ipcr2: IPCR2
0x98 - IP Command control register 2
ipcmd: IPCMD
0x9c - IP Command register
iptxdat: IPTXDAT
0xa0 - TX DATA register (for IP Command)
iprxdat: IPRXDAT
0xb0 - RX DATA register (for IP Command)
sts0: STS0
0xc0 - Status register 0
sts1: STS1
0xc4 - Status register 1
sts2: STS2
0xc8 - Status register 2
sts3: STS3
0xcc - Status register 3
sts4: STS4
0xd0 - Status register 4
sts5: STS5
0xd4 - Status register 5
sts6: STS6
0xd8 - Status register 6
sts7: STS7
0xdc - Status register 7
sts8: STS8
0xe0 - Status register 8
sts9: STS9
0xe4 - Status register 9
sts10: STS10
0xe8 - Status register 10
sts11: STS11
0xec - Status register 11
sts12: STS12
0xf0 - Status register 12
sts13: STS13
0xf4 - Status register 13
sts14: STS14
0xf8 - Status register 14
sts15: STS15
0xfc - Status register 15
Auto Trait Implementations
Blanket Implementations
impl<T> Any for T where
T: 'static + ?Sized,
[src]
T: 'static + ?Sized,
impl<T> Borrow<T> for T where
T: ?Sized,
[src]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src]
T: ?Sized,
fn borrow_mut(&mut self) -> &mut T
[src]
impl<T> From<T> for T
[src]
impl<T, U> Into<U> for T where
U: From<T>,
[src]
U: From<T>,
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src]
U: Into<T>,
type Error = Infallible
The type returned in the event of a conversion error.
fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>
[src]
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src]
U: TryFrom<T>,