hardware 0.0.9

A no_std bare-metal hardware abstraction layer — all port I/O, memory and swap allocations are guarded at runtime. Do not consider this dependency stable before x.1.x
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108

use core::ptr;

pub const MODEM_ID: usize = 0x00;
pub const MODEM_STATUS: usize = 0x04;
pub const MODEM_CTRL: usize = 0x08;
pub const MODEM_INT_CTRL: usize = 0x0C;
pub const MODEM_INT_STATUS: usize = 0x10;
pub const MODEM_TX_DATA: usize = 0x14;
pub const MODEM_RX_DATA: usize = 0x18;
pub const MODEM_TX_STATUS: usize = 0x1C;
pub const MODEM_RX_STATUS: usize = 0x20;
pub const MODEM_BAUD_RATE: usize = 0x24;
pub const MODEM_SIGNAL: usize = 0x28;
pub const MODEM_CELL_ID: usize = 0x2C;
pub const MODEM_NETWORK_STATUS: usize = 0x30;

pub const CTRL_ENABLE: u32 = 1 << 0;
pub const CTRL_RESET: u32 = 1 << 1;
pub const CTRL_RADIO_ON: u32 = 1 << 2;
pub const CTRL_AIRPLANE: u32 = 1 << 3;
pub const CTRL_TX_EN: u32 = 1 << 4;
pub const CTRL_RX_EN: u32 = 1 << 5;

pub const STATUS_POWERED: u32 = 1 << 0;
pub const STATUS_REGISTERED: u32 = 1 << 1;
pub const STATUS_DATA_READY: u32 = 1 << 2;
pub const STATUS_SIM_PRESENT: u32 = 1 << 3;
pub const STATUS_ROAMING: u32 = 1 << 4;

pub const TX_READY: u32 = 1 << 0;
pub const RX_AVAILABLE: u32 = 1 << 0;

pub fn read_reg(base: usize, offset: usize) -> u32 {
    unsafe { ptr::read_volatile((base + offset) as *const u32) }
}

pub fn write_reg(base: usize, offset: usize, val: u32) {
    unsafe { ptr::write_volatile((base + offset) as *mut u32, val) }
}

pub fn modem_id(base: usize) -> u32 {
    read_reg(base, MODEM_ID)
}

pub fn enable(base: usize) {
    let ctrl = read_reg(base, MODEM_CTRL);
    write_reg(base, MODEM_CTRL, ctrl | CTRL_ENABLE | CTRL_RADIO_ON);
}

pub fn disable(base: usize) {
    let ctrl = read_reg(base, MODEM_CTRL);
    write_reg(base, MODEM_CTRL, ctrl & !(CTRL_ENABLE | CTRL_RADIO_ON));
}

pub fn reset(base: usize) {
    write_reg(base, MODEM_CTRL, CTRL_RESET);
    loop {
        let ctrl = read_reg(base, MODEM_CTRL);
        if ctrl & CTRL_RESET == 0 {
            break;
        }
    }
}

pub fn set_airplane_mode(base: usize, on: bool) {
    let ctrl = read_reg(base, MODEM_CTRL);
    if on {
        write_reg(base, MODEM_CTRL, (ctrl | CTRL_AIRPLANE) & !CTRL_RADIO_ON);
    } else {
        write_reg(base, MODEM_CTRL, (ctrl & !CTRL_AIRPLANE) | CTRL_RADIO_ON);
    }
}

pub fn is_registered(base: usize) -> bool {
    read_reg(base, MODEM_STATUS) & STATUS_REGISTERED != 0
}

pub fn sim_present(base: usize) -> bool {
    read_reg(base, MODEM_STATUS) & STATUS_SIM_PRESENT != 0
}

pub fn is_roaming(base: usize) -> bool {
    read_reg(base, MODEM_STATUS) & STATUS_ROAMING != 0
}

pub fn tx_ready(base: usize) -> bool {
    read_reg(base, MODEM_TX_STATUS) & TX_READY != 0
}

pub fn rx_available(base: usize) -> bool {
    read_reg(base, MODEM_RX_STATUS) & RX_AVAILABLE != 0
}

pub fn write_tx(base: usize, byte: u8) {
    write_reg(base, MODEM_TX_DATA, byte as u32);
}

pub fn read_rx(base: usize) -> u8 {
    read_reg(base, MODEM_RX_DATA) as u8
}

pub fn read_signal_strength(base: usize) -> u32 {
    read_reg(base, MODEM_SIGNAL)
}

pub fn read_cell_id(base: usize) -> u32 {
    read_reg(base, MODEM_CELL_ID)
}