hardware 0.0.9

A no_std bare-metal hardware abstraction layer — all port I/O, memory and swap allocations are guarded at runtime. Do not consider this dependency stable before x.1.x
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

use core::sync::atomic::{AtomicUsize, Ordering};

static CURRENT_AFFINITY: AtomicUsize = AtomicUsize::new(0);

pub fn set_affinity(core_mask: usize) {
    CURRENT_AFFINITY.store(core_mask, Ordering::Release);
    let mask: u64 = core_mask as u64;
    unsafe {
        crate::sys::raw_syscall(
            crate::arch::shim::nr_sched_setaffinity(),
            0,
            8,
            &mask as *const u64 as u64,
            0,
            0,
            0,
        );
    }
}

pub fn get_affinity() -> usize {
    let mut mask: u64 = 0;
    let ret = unsafe {
        crate::sys::raw_syscall(
            crate::arch::shim::nr_sched_getaffinity(),
            0,
            8,
            &mut mask as *mut u64 as u64,
            0,
            0,
            0,
        )
    };
    if ret >= 0 {
        CURRENT_AFFINITY.store(mask as usize, Ordering::Release);
        mask as usize
    } else {
        CURRENT_AFFINITY.load(Ordering::Acquire)
    }
}

pub fn pin_to_core(core_id: usize) {
    let mask = 1usize << core_id;
    set_affinity(mask);
}

pub fn is_pinned_to(core_id: usize) -> bool {
    let mask = get_affinity();
    mask & (1 << core_id) != 0
}