hardware 0.0.7

A no_std bare-metal hardware abstraction layer — all port I/O, memory and swap allocations are guarded at runtime. Do not consider this dependency stable before x.1.x
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39

#[derive(Copy, Clone)]
pub struct CoreInfo {
    pub core_id: u32,
    pub frequency_hz: u64,
    pub raw_temp: Option<u64>,
}

pub fn detect_cores(out: &mut [CoreInfo]) -> usize {
    if let Some(info) = super::detect::detect_cpu_info() {
        let total = info.logical_cores as usize;
        let base_freq = info.frequency_hz;
        let mut count = 0usize;
        while count < out.len() && count < total {
            out[count] = CoreInfo {
                core_id: count as u32,
                frequency_hz: base_freq,
                raw_temp: crate::arch::shim::read_msr(0x19C),
            };
            count += 1;
        }
        return count;
    }

    if crate::arch::shim::read_aarch64_midr().is_some() {
        let core_count = 1usize;
        let mut count = 0usize;
        while count < out.len() && count < core_count {
            out[count] = CoreInfo {
                core_id: count as u32,
                frequency_hz: 0,
                raw_temp: None,
            };
            count += 1;
        }
        return count;
    }

    0
}