gd32f4pac 0.9.2

Device support crate for GD32F4 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105

#[doc = "Register `IPA_FPCTL` reader"]
pub type R = crate::R<IpaFpctlSpec>;
#[doc = "Register `IPA_FPCTL` writer"]
pub type W = crate::W<IpaFpctlSpec>;
#[doc = "Field `FPF` reader - Foreground pixel format"]
pub type FpfR = crate::FieldReader;
#[doc = "Field `FPF` writer - Foreground pixel format"]
pub type FpfW<'a, REG> = crate::FieldWriter<'a, REG, 4>;
#[doc = "Field `FLPF` reader - Foreground LUT pixel format"]
pub type FlpfR = crate::BitReader;
#[doc = "Field `FLPF` writer - Foreground LUT pixel format"]
pub type FlpfW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FLLEN` reader - Foreground LUT loading enable"]
pub type FllenR = crate::BitReader;
#[doc = "Field `FLLEN` writer - Foreground LUT loading enable"]
pub type FllenW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FCNP` reader - Foreground LUT number of pixel"]
pub type FcnpR = crate::FieldReader;
#[doc = "Field `FCNP` writer - Foreground LUT number of pixel"]
pub type FcnpW<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `FAVCA` reader - Foreground alpha value calculation algorithm"]
pub type FavcaR = crate::FieldReader;
#[doc = "Field `FAVCA` writer - Foreground alpha value calculation algorithm"]
pub type FavcaW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `FPDAV` reader - Foreground pre- defined alpha value"]
pub type FpdavR = crate::FieldReader;
#[doc = "Field `FPDAV` writer - Foreground pre- defined alpha value"]
pub type FpdavW<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl R {
    #[doc = "Bits 0:3 - Foreground pixel format"]
    #[inline(always)]
    pub fn fpf(&self) -> FpfR {
        FpfR::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bit 4 - Foreground LUT pixel format"]
    #[inline(always)]
    pub fn flpf(&self) -> FlpfR {
        FlpfR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Foreground LUT loading enable"]
    #[inline(always)]
    pub fn fllen(&self) -> FllenR {
        FllenR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bits 8:15 - Foreground LUT number of pixel"]
    #[inline(always)]
    pub fn fcnp(&self) -> FcnpR {
        FcnpR::new(((self.bits >> 8) & 0xff) as u8)
    }
    #[doc = "Bits 16:17 - Foreground alpha value calculation algorithm"]
    #[inline(always)]
    pub fn favca(&self) -> FavcaR {
        FavcaR::new(((self.bits >> 16) & 3) as u8)
    }
    #[doc = "Bits 24:31 - Foreground pre- defined alpha value"]
    #[inline(always)]
    pub fn fpdav(&self) -> FpdavR {
        FpdavR::new(((self.bits >> 24) & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bits 0:3 - Foreground pixel format"]
    #[inline(always)]
    pub fn fpf(&mut self) -> FpfW<IpaFpctlSpec> {
        FpfW::new(self, 0)
    }
    #[doc = "Bit 4 - Foreground LUT pixel format"]
    #[inline(always)]
    pub fn flpf(&mut self) -> FlpfW<IpaFpctlSpec> {
        FlpfW::new(self, 4)
    }
    #[doc = "Bit 5 - Foreground LUT loading enable"]
    #[inline(always)]
    pub fn fllen(&mut self) -> FllenW<IpaFpctlSpec> {
        FllenW::new(self, 5)
    }
    #[doc = "Bits 8:15 - Foreground LUT number of pixel"]
    #[inline(always)]
    pub fn fcnp(&mut self) -> FcnpW<IpaFpctlSpec> {
        FcnpW::new(self, 8)
    }
    #[doc = "Bits 16:17 - Foreground alpha value calculation algorithm"]
    #[inline(always)]
    pub fn favca(&mut self) -> FavcaW<IpaFpctlSpec> {
        FavcaW::new(self, 16)
    }
    #[doc = "Bits 24:31 - Foreground pre- defined alpha value"]
    #[inline(always)]
    pub fn fpdav(&mut self) -> FpdavW<IpaFpctlSpec> {
        FpdavW::new(self, 24)
    }
}
#[doc = "Foreground pixel control register\n\nYou can [`read`](crate::Reg::read) this register and get [`ipa_fpctl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ipa_fpctl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct IpaFpctlSpec;
impl crate::RegisterSpec for IpaFpctlSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ipa_fpctl::R`](R) reader structure"]
impl crate::Readable for IpaFpctlSpec {}
#[doc = "`write(|w| ..)` method takes [`ipa_fpctl::W`](W) writer structure"]
impl crate::Writable for IpaFpctlSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets IPA_FPCTL to value 0"]
impl crate::Resettable for IpaFpctlSpec {}