gd32e2-hal 0.26.0

HAL for the GD32E23x series (Cortex-M23), currently the GD32E230
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

//! Hardware CRC-8, checked against a known reference value.
//!
//! Needs no external wiring — the CRC unit only ever touches data already in
//! memory. Feeds the ASCII string `"123456789"` through CRC-8/SMBUS
//! (polynomial `0x07`, seed `0x00`, no reversal), whose published check value
//! is `0xF4`.
//!
//! Covers: `Crc::new_8bit`, `write_8bit`, `read_8bit`, `reset_with`.

#![no_std]
#![no_main]

use cortex_m_rt::entry;
use defmt_rtt as _;
use panic_halt as _;

use gd32e2_hal::crc::{Crc, CrcConfig, ReverseInput, ReverseOutput};
use gd32e2_hal::pac;
use gd32e2_hal::prelude::*;
use gd32e2_hal::rcu::ClockConfig;

/// The standard CRC-8/SMBUS check value for `CHECK_INPUT`.
const EXPECTED: u8 = 0xF4;
/// Catalogue test vector shared by every CRC variant's "check" value.
const CHECK_INPUT: &[u8] = b"123456789";

#[entry]
fn main() -> ! {
    let dp = pac::Peripherals::take().unwrap();
    let mut fmc = dp.fmc.constrain();
    let mut rcu = dp.rcu.constrain().freeze(&mut fmc, ClockConfig::default());

    let config = CrcConfig::new(ReverseInput::Disabled, ReverseOutput::Disabled);
    let mut crc = Crc::new_8bit(&mut rcu, dp.crc, 0x07, config);

    // Construction does not seed the result, so start from a known one.
    crc.reset_with(0);
    for &byte in CHECK_INPUT {
        crc.write_8bit(byte);
    }
    let result = crc.read_8bit();

    if result == EXPECTED {
        defmt::info!("CRC-8/SMBUS(\"123456789\") = {:#04x}, ok", result);
    } else {
        defmt::warn!(
            "CRC-8/SMBUS(\"123456789\") = {:#04x}, expected {:#04x}",
            result,
            EXPECTED
        );
    }

    defmt::info!("done");
    loop {
        cortex_m::asm::wfi();
    }
}