gd32c1 0.9.1

Device support crate for GD32C1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

#[doc = "Register `PSCH` writer"]
pub type W = crate::W<PschSpec>;
#[doc = "Field `PSC` writer - RTC prescaler value high"]
pub type PscW<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl W {
    #[doc = "Bits 0:3 - RTC prescaler value high"]
    #[inline(always)]
    #[must_use]
    pub fn psc(&mut self) -> PscW<PschSpec> {
        PscW::new(self, 0)
    }
}
#[doc = "RTC prescaler high register\n\nYou can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`psch::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PschSpec;
impl crate::RegisterSpec for PschSpec {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`psch::W`](W) writer structure"]
impl crate::Writable for PschSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PSCH to value 0"]
impl crate::Resettable for PschSpec {
    const RESET_VALUE: u32 = 0;
}