1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
use crate::{
eval::types::Grad,
jit::{
mmap::Mmap, reg, AssemblerData, AssemblerT, JitBulkEval, SimdAssembler,
IMM_REG, OFFSET, REGISTER_LIMIT,
},
};
use dynasmrt::{dynasm, DynasmApi};
pub struct GradSliceAssembler(AssemblerData<[f32; 4]>);
#[cfg(target_arch = "aarch64")]
impl AssemblerT for GradSliceAssembler {
type Data = Grad;
fn init(mmap: Mmap, slot_count: usize) -> Self {
let mut out = AssemblerData::new(mmap);
dynasm!(out.ops
; stp x29, x30, [sp, #-16]!
; mov x29, sp
; stp d8, d9, [sp, #-16]!
; stp d10, d11, [sp, #-16]!
; stp d12, d13, [sp, #-16]!
; stp d14, d15, [sp, #-16]!
);
out.prepare_stack(slot_count);
dynasm!(out.ops
; b #8 ; bl #76 ; cmp x5, #0
; b.eq #40 ; sub x5, x5, #1 ; fmov s6, #1.0
; ldr s0, [x0], #4
; mov v0.S[1], v6.S[0]
; ldr s1, [x1], #4
; mov v1.S[2], v6.S[0]
; ldr s2, [x2], #4
; mov v2.S[3], v6.S[0]
; b #-44 ; add sp, sp, #(out.mem_offset as u32)
; ldp d14, d15, [sp], #16
; ldp d12, d13, [sp], #16
; ldp d10, d11, [sp], #16
; ldp d8, d9, [sp], #16
; ldp x29, x30, [sp], #16
; ret
);
Self(out)
}
fn build_load(&mut self, dst_reg: u8, src_mem: u32) {
assert!(dst_reg < REGISTER_LIMIT);
let sp_offset = self.0.stack_pos(src_mem);
if sp_offset >= 512 {
assert!(sp_offset < 4096);
dynasm!(self.0.ops
; add x9, sp, #(sp_offset)
; ldp D(reg(dst_reg)), d4, [x9]
; mov V(reg(dst_reg)).d[1], v4.d[0]
)
} else {
dynasm!(self.0.ops
; ldp D(reg(dst_reg)), d4, [sp, #(sp_offset)]
; mov V(reg(dst_reg)).d[1], v4.d[0]
)
}
}
fn build_store(&mut self, dst_mem: u32, src_reg: u8) {
assert!(src_reg < REGISTER_LIMIT);
let sp_offset = self.0.stack_pos(dst_mem);
if sp_offset >= 512 {
assert!(sp_offset < 4096);
dynasm!(self.0.ops
; add x9, sp, #(sp_offset)
; mov v4.d[0], V(reg(src_reg)).d[1]
; stp D(reg(src_reg)), d4, [x9]
)
} else {
dynasm!(self.0.ops
; mov v4.d[0], V(reg(src_reg)).d[1]
; stp D(reg(src_reg)), d4, [sp, #(sp_offset)]
)
}
}
fn build_input(&mut self, out_reg: u8, src_arg: u8) {
dynasm!(self.0.ops ; mov V(reg(out_reg)).b16, V(src_arg as u32).b16);
}
fn build_var(&mut self, out_reg: u8, src_arg: u32) {
assert!(src_arg * 4 < 16384);
dynasm!(self.0.ops
; ldr S(reg(out_reg)), [x3, #(src_arg * 4)]
);
}
fn build_copy(&mut self, out_reg: u8, lhs_reg: u8) {
dynasm!(self.0.ops ; mov V(reg(out_reg)).b16, V(reg(lhs_reg)).b16)
}
fn build_neg(&mut self, out_reg: u8, lhs_reg: u8) {
dynasm!(self.0.ops ; fneg V(reg(out_reg)).s4, V(reg(lhs_reg)).s4)
}
fn build_abs(&mut self, out_reg: u8, lhs_reg: u8) {
dynasm!(self.0.ops
; fcmp S(reg(lhs_reg)), 0.0
; b.lt #12 ; mov V(reg(out_reg)).b16, V(reg(lhs_reg)).b16
; b #8 ; fneg V(reg(out_reg)).s4, V(reg(lhs_reg)).s4
)
}
fn build_recip(&mut self, out_reg: u8, lhs_reg: u8) {
dynasm!(self.0.ops
; fmul s6, S(reg(lhs_reg)), S(reg(lhs_reg))
; fneg s6, s6
; dup v6.s4, v6.s[0]
; fdiv v7.s4, V(reg(lhs_reg)).s4, v6.s4
; fmov s6, #1.0
; fdiv s6, s6, S(reg(lhs_reg))
; mov V(reg(out_reg)).b16, v7.b16
; mov V(reg(out_reg)).s[0], v6.s[0]
)
}
fn build_sqrt(&mut self, out_reg: u8, lhs_reg: u8) {
dynasm!(self.0.ops
; fsqrt s6, S(reg(lhs_reg))
; fmov s7, #2.0
; fmul s7, s6, s7
; dup v7.s4, v7.s[0]
; fdiv V(reg(out_reg)).s4, V(reg(lhs_reg)).s4, v7.s4
; mov V(reg(out_reg)).S[0], v6.S[0]
)
}
fn build_square(&mut self, out_reg: u8, lhs_reg: u8) {
dynasm!(self.0.ops
; fmov s7, #2.0
; dup v7.s4, v7.s[0]
; fmov s6, #1.0
; mov v7.S[0], v6.S[0]
; fmov w9, S(reg(lhs_reg))
; dup v6.s4, w9
; fmul V(reg(out_reg)).s4, v6.s4, V(reg(lhs_reg)).s4
; fmul V(reg(out_reg)).s4, v7.s4, V(reg(out_reg)).s4
)
}
fn build_add(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
dynasm!(self.0.ops
; fadd V(reg(out_reg)).s4, V(reg(lhs_reg)).s4, V(reg(rhs_reg)).s4
)
}
fn build_sub(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
dynasm!(self.0.ops
; fsub V(reg(out_reg)).s4, V(reg(lhs_reg)).s4, V(reg(rhs_reg)).s4
)
}
fn build_mul(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
dynasm!(self.0.ops
; dup v6.s4, V(reg(lhs_reg)).s[0]
; fmul v5.s4, v6.s4, V(reg(rhs_reg)).s4
; fmov s7, s5
; dup v6.s4, V(reg(rhs_reg)).s[0]
; fmla v5.s4, v6.s4, V(reg(lhs_reg)).s4
; mov V(reg(out_reg)).b16, v5.b16
; mov V(reg(out_reg)).s[0], v7.s[0]
)
}
fn build_fma(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
dynasm!(self.0.ops
; dup v6.s4, V(reg(lhs_reg)).s[0]
; fmul v5.s4, v6.s4, V(reg(rhs_reg)).s4
; fmov s7, s5
; dup v6.s4, V(reg(rhs_reg)).s[0]
; fmla v5.s4, v6.s4, V(reg(lhs_reg)).s4
; mov v6.b16, v5.b16
; mov v6.s[0], v7.s[0]
; fadd V(reg(out_reg)).s4, V(reg(out_reg)).s4, v6.s4
)
}
fn build_div(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
dynasm!(self.0.ops
; fmov w9, S(reg(rhs_reg))
; dup v6.s4, w9
; fmul v5.s4, v6.s4, V(reg(lhs_reg)).s4
; fmov w9, S(reg(lhs_reg))
; dup v6.s4, w9
; fmls v5.s4, v6.s4, V(reg(rhs_reg)).s4
; fmul s6, S(reg(rhs_reg)), S(reg(rhs_reg))
; fmov w9, s6
; dup v6.s4, w9
; fdiv v5.s4, v5.s4, v6.s4
; fdiv s6, S(reg(lhs_reg)), S(reg(rhs_reg))
; mov V(reg(out_reg)).b16, v5.b16
; mov V(reg(out_reg)).s[0], v6.s[0]
)
}
fn build_max(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
dynasm!(self.0.ops
; fcmp S(reg(lhs_reg)), S(reg(rhs_reg))
; b.gt #12 ; mov V(reg(out_reg)).b16, V(reg(rhs_reg)).b16
; b #8 ; mov V(reg(out_reg)).b16, V(reg(lhs_reg)).b16
)
}
fn build_min(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
dynasm!(self.0.ops
; fcmp S(reg(lhs_reg)), S(reg(rhs_reg))
; b.lt #12 ; mov V(reg(out_reg)).b16, V(reg(rhs_reg)).b16
; b #8 ; mov V(reg(out_reg)).b16, V(reg(lhs_reg)).b16
)
}
fn load_imm(&mut self, imm: f32) -> u8 {
let imm_u32 = imm.to_bits();
dynasm!(self.0.ops
; movz w9, #(imm_u32 >> 16), lsl 16
; movk w9, #(imm_u32)
; fmov S(IMM_REG as u32), w9
);
IMM_REG.wrapping_sub(OFFSET)
}
fn finalize(mut self, out_reg: u8) -> Mmap {
dynasm!(self.0.ops
; mov v0.d[0], V(reg(out_reg)).d[1]
; stp D(reg(out_reg)), d0, [x4], #16
; ret
);
self.0.ops.finalize()
}
}
#[cfg(target_arch = "x86_64")]
impl AssemblerT for GradSliceAssembler {
type Data = Grad;
fn init(mmap: Mmap, slot_count: usize) -> Self {
unimplemented!()
}
fn build_load(&mut self, dst_reg: u8, src_mem: u32) {
unimplemented!()
}
fn build_store(&mut self, dst_mem: u32, src_reg: u8) {
unimplemented!()
}
fn build_input(&mut self, out_reg: u8, src_arg: u8) {
unimplemented!()
}
fn build_var(&mut self, out_reg: u8, src_arg: u32) {
unimplemented!()
}
fn build_copy(&mut self, out_reg: u8, lhs_reg: u8) {
unimplemented!()
}
fn build_neg(&mut self, out_reg: u8, lhs_reg: u8) {
unimplemented!()
}
fn build_abs(&mut self, out_reg: u8, lhs_reg: u8) {
unimplemented!()
}
fn build_recip(&mut self, out_reg: u8, lhs_reg: u8) {
unimplemented!()
}
fn build_sqrt(&mut self, out_reg: u8, lhs_reg: u8) {
unimplemented!()
}
fn build_square(&mut self, out_reg: u8, lhs_reg: u8) {
unimplemented!()
}
fn build_add(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
unimplemented!()
}
fn build_sub(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
unimplemented!()
}
fn build_mul(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
unimplemented!()
}
fn build_fma(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
unimplemented!()
}
fn build_div(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
unimplemented!()
}
fn build_max(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
unimplemented!()
}
fn build_min(&mut self, out_reg: u8, lhs_reg: u8, rhs_reg: u8) {
unimplemented!()
}
fn load_imm(&mut self, imm: f32) -> u8 {
unimplemented!()
}
fn finalize(mut self, out_reg: u8) -> Mmap {
unimplemented!()
}
}
impl SimdAssembler for GradSliceAssembler {
const SIMD_SIZE: usize = 1;
}
pub type JitGradSliceEval = JitBulkEval<GradSliceAssembler>;