Expand description
SPI misc register
Structs
Type Definitions
Field
ADDR_DTR_EN reader - 1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm. 0: SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state.Field
ADDR_DTR_EN writer - 1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm. 0: SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state.Field
CK_DIS reader - 1: spi clk out disable, 0: spi clk out enable. Can be configured in CONF state.Field
CK_DIS writer - 1: spi clk out disable, 0: spi clk out enable. Can be configured in CONF state.Field
CK_IDLE_EDGE reader - 1: spi clk line is high when idle 0: spi clk line is low when idle. Can be configured in CONF state.Field
CK_IDLE_EDGE writer - 1: spi clk line is high when idle 0: spi clk line is low when idle. Can be configured in CONF state.Field
CLK_DATA_DTR_EN reader - 1: SPI master DTR mode is applied to SPI clk, data and spi_dqs. 0: SPI master DTR mode is only applied to spi_dqs. This bit should be used with bit 17/18/19.Field
CLK_DATA_DTR_EN writer - 1: SPI master DTR mode is applied to SPI clk, data and spi_dqs. 0: SPI master DTR mode is only applied to spi_dqs. This bit should be used with bit 17/18/19.Field
CMD_DTR_EN reader - 1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm. 0: SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state.Field
CMD_DTR_EN writer - 1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm. 0: SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state.Field
CS0_DIS reader - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state.Field
CS0_DIS writer - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state.Field
CS1_DIS reader - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state.Field
CS1_DIS writer - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state.Field
CS2_DIS reader - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state.Field
CS2_DIS writer - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state.Field
CS3_DIS reader - SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state.Field
CS3_DIS writer - SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state.Field
CS4_DIS reader - SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state.Field
CS4_DIS writer - SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state.Field
CS5_DIS reader - SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state.Field
CS5_DIS writer - SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state.Field
CS_KEEP_ACTIVE reader - spi cs line keep low when the bit is set. Can be configured in CONF state.Field
CS_KEEP_ACTIVE writer - spi cs line keep low when the bit is set. Can be configured in CONF state.Field
DATA_DTR_EN reader - 1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm. 0: SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state.Field
DATA_DTR_EN writer - 1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm. 0: SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state.Field
DQS_IDLE_EDGE reader - The default value of spi_dqs. Can be configured in CONF state.Field
DQS_IDLE_EDGE writer - The default value of spi_dqs. Can be configured in CONF state.Field
MASTER_CS_POL reader - In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state.Field
MASTER_CS_POL writer - In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state.Field
QUAD_DIN_PIN_SWAP reader - 1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0: spi quad input swap disable. Can be configured in CONF state.Field
QUAD_DIN_PIN_SWAP writer - 1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0: spi quad input swap disable. Can be configured in CONF state.Field
SLAVE_CS_POL reader - spi slave input cs polarity select. 1: inv 0: not change. Can be configured in CONF state.Field
SLAVE_CS_POL writer - spi slave input cs polarity select. 1: inv 0: not change. Can be configured in CONF state.