esp32s3 0.35.2

Peripheral access crate for the ESP32-S3
Documentation
#[doc = "Register `SAR_TSENS_CTRL` reader"]
pub type R = crate::R<SAR_TSENS_CTRL_SPEC>;
#[doc = "Register `SAR_TSENS_CTRL` writer"]
pub type W = crate::W<SAR_TSENS_CTRL_SPEC>;
#[doc = "Field `SAR_TSENS_OUT` reader - temperature sensor data out"]
pub type SAR_TSENS_OUT_R = crate::FieldReader;
#[doc = "Field `SAR_TSENS_READY` reader - indicate temperature sensor out ready"]
pub type SAR_TSENS_READY_R = crate::BitReader;
#[doc = "Field `SAR_TSENS_INT_EN` reader - enable temperature sensor to send out interrupt"]
pub type SAR_TSENS_INT_EN_R = crate::BitReader;
#[doc = "Field `SAR_TSENS_INT_EN` writer - enable temperature sensor to send out interrupt"]
pub type SAR_TSENS_INT_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_TSENS_IN_INV` reader - invert temperature sensor data"]
pub type SAR_TSENS_IN_INV_R = crate::BitReader;
#[doc = "Field `SAR_TSENS_IN_INV` writer - invert temperature sensor data"]
pub type SAR_TSENS_IN_INV_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_TSENS_CLK_DIV` reader - temperature sensor clock divider"]
pub type SAR_TSENS_CLK_DIV_R = crate::FieldReader;
#[doc = "Field `SAR_TSENS_CLK_DIV` writer - temperature sensor clock divider"]
pub type SAR_TSENS_CLK_DIV_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `SAR_TSENS_POWER_UP` reader - temperature sensor power up"]
pub type SAR_TSENS_POWER_UP_R = crate::BitReader;
#[doc = "Field `SAR_TSENS_POWER_UP` writer - temperature sensor power up"]
pub type SAR_TSENS_POWER_UP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_TSENS_POWER_UP_FORCE` reader - 1: dump out & power up controlled by SW 0: by FSM"]
pub type SAR_TSENS_POWER_UP_FORCE_R = crate::BitReader;
#[doc = "Field `SAR_TSENS_POWER_UP_FORCE` writer - 1: dump out & power up controlled by SW 0: by FSM"]
pub type SAR_TSENS_POWER_UP_FORCE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR_TSENS_DUMP_OUT` reader - temperature sensor dump out only active when reg_tsens_power_up_force = 1"]
pub type SAR_TSENS_DUMP_OUT_R = crate::BitReader;
#[doc = "Field `SAR_TSENS_DUMP_OUT` writer - temperature sensor dump out only active when reg_tsens_power_up_force = 1"]
pub type SAR_TSENS_DUMP_OUT_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bits 0:7 - temperature sensor data out"]
    #[inline(always)]
    pub fn sar_tsens_out(&self) -> SAR_TSENS_OUT_R {
        SAR_TSENS_OUT_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bit 8 - indicate temperature sensor out ready"]
    #[inline(always)]
    pub fn sar_tsens_ready(&self) -> SAR_TSENS_READY_R {
        SAR_TSENS_READY_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 12 - enable temperature sensor to send out interrupt"]
    #[inline(always)]
    pub fn sar_tsens_int_en(&self) -> SAR_TSENS_INT_EN_R {
        SAR_TSENS_INT_EN_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - invert temperature sensor data"]
    #[inline(always)]
    pub fn sar_tsens_in_inv(&self) -> SAR_TSENS_IN_INV_R {
        SAR_TSENS_IN_INV_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bits 14:21 - temperature sensor clock divider"]
    #[inline(always)]
    pub fn sar_tsens_clk_div(&self) -> SAR_TSENS_CLK_DIV_R {
        SAR_TSENS_CLK_DIV_R::new(((self.bits >> 14) & 0xff) as u8)
    }
    #[doc = "Bit 22 - temperature sensor power up"]
    #[inline(always)]
    pub fn sar_tsens_power_up(&self) -> SAR_TSENS_POWER_UP_R {
        SAR_TSENS_POWER_UP_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 1: dump out & power up controlled by SW 0: by FSM"]
    #[inline(always)]
    pub fn sar_tsens_power_up_force(&self) -> SAR_TSENS_POWER_UP_FORCE_R {
        SAR_TSENS_POWER_UP_FORCE_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - temperature sensor dump out only active when reg_tsens_power_up_force = 1"]
    #[inline(always)]
    pub fn sar_tsens_dump_out(&self) -> SAR_TSENS_DUMP_OUT_R {
        SAR_TSENS_DUMP_OUT_R::new(((self.bits >> 24) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SAR_TSENS_CTRL")
            .field("sar_tsens_out", &self.sar_tsens_out())
            .field("sar_tsens_ready", &self.sar_tsens_ready())
            .field("sar_tsens_int_en", &self.sar_tsens_int_en())
            .field("sar_tsens_in_inv", &self.sar_tsens_in_inv())
            .field("sar_tsens_clk_div", &self.sar_tsens_clk_div())
            .field("sar_tsens_power_up", &self.sar_tsens_power_up())
            .field("sar_tsens_power_up_force", &self.sar_tsens_power_up_force())
            .field("sar_tsens_dump_out", &self.sar_tsens_dump_out())
            .finish()
    }
}
impl W {
    #[doc = "Bit 12 - enable temperature sensor to send out interrupt"]
    #[inline(always)]
    pub fn sar_tsens_int_en(&mut self) -> SAR_TSENS_INT_EN_W<'_, SAR_TSENS_CTRL_SPEC> {
        SAR_TSENS_INT_EN_W::new(self, 12)
    }
    #[doc = "Bit 13 - invert temperature sensor data"]
    #[inline(always)]
    pub fn sar_tsens_in_inv(&mut self) -> SAR_TSENS_IN_INV_W<'_, SAR_TSENS_CTRL_SPEC> {
        SAR_TSENS_IN_INV_W::new(self, 13)
    }
    #[doc = "Bits 14:21 - temperature sensor clock divider"]
    #[inline(always)]
    pub fn sar_tsens_clk_div(&mut self) -> SAR_TSENS_CLK_DIV_W<'_, SAR_TSENS_CTRL_SPEC> {
        SAR_TSENS_CLK_DIV_W::new(self, 14)
    }
    #[doc = "Bit 22 - temperature sensor power up"]
    #[inline(always)]
    pub fn sar_tsens_power_up(&mut self) -> SAR_TSENS_POWER_UP_W<'_, SAR_TSENS_CTRL_SPEC> {
        SAR_TSENS_POWER_UP_W::new(self, 22)
    }
    #[doc = "Bit 23 - 1: dump out & power up controlled by SW 0: by FSM"]
    #[inline(always)]
    pub fn sar_tsens_power_up_force(
        &mut self,
    ) -> SAR_TSENS_POWER_UP_FORCE_W<'_, SAR_TSENS_CTRL_SPEC> {
        SAR_TSENS_POWER_UP_FORCE_W::new(self, 23)
    }
    #[doc = "Bit 24 - temperature sensor dump out only active when reg_tsens_power_up_force = 1"]
    #[inline(always)]
    pub fn sar_tsens_dump_out(&mut self) -> SAR_TSENS_DUMP_OUT_W<'_, SAR_TSENS_CTRL_SPEC> {
        SAR_TSENS_DUMP_OUT_W::new(self, 24)
    }
}
#[doc = "configure tsens controller\n\nYou can [`read`](crate::Reg::read) this register and get [`sar_tsens_ctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`sar_tsens_ctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SAR_TSENS_CTRL_SPEC;
impl crate::RegisterSpec for SAR_TSENS_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`sar_tsens_ctrl::R`](R) reader structure"]
impl crate::Readable for SAR_TSENS_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`sar_tsens_ctrl::W`](W) writer structure"]
impl crate::Writable for SAR_TSENS_CTRL_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets SAR_TSENS_CTRL to value 0x0001_9000"]
impl crate::Resettable for SAR_TSENS_CTRL_SPEC {
    const RESET_VALUE: u32 = 0x0001_9000;
}