Struct esp32s3::spi0::cache_sctrl::R

source ·
pub struct R(_);
Expand description

Register CACHE_SCTRL reader

Implementations§

source§

impl R

source

pub fn cache_usr_scmd_4byte(&self) -> CACHE_USR_SCMD_4BYTE_R

Bit 0 - Set this bit to enable SPI0 read Ext_RAM with 32 bits address. The value of SPI_MEM_SRAM_ADDR_BITLEN should be 31.

source

pub fn usr_sram_dio(&self) -> USR_SRAM_DIO_R

Bit 1 - Set the bit to enable 2-bm in all the phases of SPI0 Ext_RAM transfer.

source

pub fn usr_sram_qio(&self) -> USR_SRAM_QIO_R

Bit 2 - Set the bit to enable QPI mode in all SPI0 Ext_RAM transfer.

source

pub fn usr_wr_sram_dummy(&self) -> USR_WR_SRAM_DUMMY_R

Bit 3 - When SPI0 accesses to Ext_RAM, set this bit to enable DUMMY phase in write operations.

source

pub fn usr_rd_sram_dummy(&self) -> USR_RD_SRAM_DUMMY_R

Bit 4 - When SPI0 accesses to Ext_RAM, set this bit to enable DUMMY phase in read operations.

source

pub fn cache_sram_usr_rcmd(&self) -> CACHE_SRAM_USR_RCMD_R

Bit 5 - 1: The command value of SPI0 read Ext_RAM is SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE. 0: The value is 0x2.

source

pub fn sram_rdummy_cyclelen(&self) -> SRAM_RDUMMY_CYCLELEN_R

Bits 6:11 - When SPI0 accesses to Ext_RAM, it is the SPI_CLK cycles minus 1 of DUMMY phase in read data transfer.

source

pub fn sram_addr_bitlen(&self) -> SRAM_ADDR_BITLEN_R

Bits 14:19 - When SPI0 accesses to Ext_RAM, it is the length in bits of ADDR phase. The register value shall be (bit_num-1).

source

pub fn cache_sram_usr_wcmd(&self) -> CACHE_SRAM_USR_WCMD_R

Bit 20 - 1: The command value of SPI0 write Ext_RAM is SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE. 0: The value is 0x3.

source

pub fn sram_oct(&self) -> SRAM_OCT_R

Bit 21 - Set the bit to enable OPI mode in all SPI0 Ext_RAM transfer.

source

pub fn sram_wdummy_cyclelen(&self) -> SRAM_WDUMMY_CYCLELEN_R

Bits 22:27 - When SPI0 accesses to Ext_RAM, it is the SPI_CLK cycles minus 1 of DUMMY phase in write data transfer.

Methods from Deref<Target = R<CACHE_SCTRL_SPEC>>§

source

pub fn bits(&self) -> REG::Ux

Reads raw bits from register.

Trait Implementations§

source§

impl Deref for R

§

type Target = R<CACHE_SCTRL_SPEC>

The resulting type after dereferencing.
source§

fn deref(&self) -> &Self::Target

Dereferences the value.
source§

impl From<R<CACHE_SCTRL_SPEC>> for R

source§

fn from(reader: R<CACHE_SCTRL_SPEC>) -> Self

Converts to this type from the input type.

Auto Trait Implementations§

§

impl RefUnwindSafe for R

§

impl Send for R

§

impl Sync for R

§

impl Unpin for R

§

impl UnwindSafe for R

Blanket Implementations§

source§

impl<T> Any for Twhere T: 'static + ?Sized,

source§

fn type_id(&self) -> TypeId

Gets the TypeId of self. Read more
source§

impl<T> Borrow<T> for Twhere T: ?Sized,

source§

fn borrow(&self) -> &T

Immutably borrows from an owned value. Read more
source§

impl<T> BorrowMut<T> for Twhere T: ?Sized,

source§

fn borrow_mut(&mut self) -> &mut T

Mutably borrows from an owned value. Read more
source§

impl<T> From<T> for T

source§

fn from(t: T) -> T

Returns the argument unchanged.

source§

impl<T, U> Into<U> for Twhere U: From<T>,

source§

fn into(self) -> U

Calls U::from(self).

That is, this conversion is whatever the implementation of From<T> for U chooses to do.

source§

impl<T, U> TryFrom<U> for Twhere U: Into<T>,

§

type Error = Infallible

The type returned in the event of a conversion error.
source§

fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>

Performs the conversion.
source§

impl<T, U> TryInto<U> for Twhere U: TryFrom<T>,

§

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.
source§

fn try_into(self) -> Result<U, <U as TryFrom<T>>::Error>

Performs the conversion.