esp32s3 0.15.0

Peripheral access crate for the ESP32-S3
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215

#[doc = "Register `HCCHAR5` reader"]
pub struct R(crate::R<HCCHAR5_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<HCCHAR5_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<HCCHAR5_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<HCCHAR5_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `HCCHAR5` writer"]
pub struct W(crate::W<HCCHAR5_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<HCCHAR5_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<HCCHAR5_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<HCCHAR5_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `H_MPS5` reader - "]
pub type H_MPS5_R = crate::FieldReader<u16, u16>;
#[doc = "Field `H_MPS5` writer - "]
pub type H_MPS5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HCCHAR5_SPEC, u16, u16, 11, O>;
#[doc = "Field `H_EPNUM5` reader - "]
pub type H_EPNUM5_R = crate::FieldReader<u8, u8>;
#[doc = "Field `H_EPNUM5` writer - "]
pub type H_EPNUM5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HCCHAR5_SPEC, u8, u8, 4, O>;
#[doc = "Field `H_EPDIR5` reader - "]
pub type H_EPDIR5_R = crate::BitReader<bool>;
#[doc = "Field `H_EPDIR5` writer - "]
pub type H_EPDIR5_W<'a, const O: u8> = crate::BitWriter<'a, u32, HCCHAR5_SPEC, bool, O>;
#[doc = "Field `H_LSPDDEV5` reader - "]
pub type H_LSPDDEV5_R = crate::BitReader<bool>;
#[doc = "Field `H_LSPDDEV5` writer - "]
pub type H_LSPDDEV5_W<'a, const O: u8> = crate::BitWriter<'a, u32, HCCHAR5_SPEC, bool, O>;
#[doc = "Field `H_EPTYPE5` reader - "]
pub type H_EPTYPE5_R = crate::FieldReader<u8, u8>;
#[doc = "Field `H_EPTYPE5` writer - "]
pub type H_EPTYPE5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HCCHAR5_SPEC, u8, u8, 2, O>;
#[doc = "Field `H_EC5` reader - "]
pub type H_EC5_R = crate::BitReader<bool>;
#[doc = "Field `H_EC5` writer - "]
pub type H_EC5_W<'a, const O: u8> = crate::BitWriter<'a, u32, HCCHAR5_SPEC, bool, O>;
#[doc = "Field `H_DEVADDR5` reader - "]
pub type H_DEVADDR5_R = crate::FieldReader<u8, u8>;
#[doc = "Field `H_DEVADDR5` writer - "]
pub type H_DEVADDR5_W<'a, const O: u8> = crate::FieldWriter<'a, u32, HCCHAR5_SPEC, u8, u8, 7, O>;
#[doc = "Field `H_ODDFRM5` reader - "]
pub type H_ODDFRM5_R = crate::BitReader<bool>;
#[doc = "Field `H_ODDFRM5` writer - "]
pub type H_ODDFRM5_W<'a, const O: u8> = crate::BitWriter<'a, u32, HCCHAR5_SPEC, bool, O>;
#[doc = "Field `H_CHDIS5` reader - "]
pub type H_CHDIS5_R = crate::BitReader<bool>;
#[doc = "Field `H_CHDIS5` writer - "]
pub type H_CHDIS5_W<'a, const O: u8> = crate::BitWriter<'a, u32, HCCHAR5_SPEC, bool, O>;
#[doc = "Field `H_CHENA5` reader - "]
pub type H_CHENA5_R = crate::BitReader<bool>;
#[doc = "Field `H_CHENA5` writer - "]
pub type H_CHENA5_W<'a, const O: u8> = crate::BitWriter<'a, u32, HCCHAR5_SPEC, bool, O>;
impl R {
    #[doc = "Bits 0:10"]
    #[inline(always)]
    pub fn h_mps5(&self) -> H_MPS5_R {
        H_MPS5_R::new((self.bits & 0x07ff) as u16)
    }
    #[doc = "Bits 11:14"]
    #[inline(always)]
    pub fn h_epnum5(&self) -> H_EPNUM5_R {
        H_EPNUM5_R::new(((self.bits >> 11) & 0x0f) as u8)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn h_epdir5(&self) -> H_EPDIR5_R {
        H_EPDIR5_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    pub fn h_lspddev5(&self) -> H_LSPDDEV5_R {
        H_LSPDDEV5_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bits 18:19"]
    #[inline(always)]
    pub fn h_eptype5(&self) -> H_EPTYPE5_R {
        H_EPTYPE5_R::new(((self.bits >> 18) & 3) as u8)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn h_ec5(&self) -> H_EC5_R {
        H_EC5_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bits 22:28"]
    #[inline(always)]
    pub fn h_devaddr5(&self) -> H_DEVADDR5_R {
        H_DEVADDR5_R::new(((self.bits >> 22) & 0x7f) as u8)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    pub fn h_oddfrm5(&self) -> H_ODDFRM5_R {
        H_ODDFRM5_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    pub fn h_chdis5(&self) -> H_CHDIS5_R {
        H_CHDIS5_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31"]
    #[inline(always)]
    pub fn h_chena5(&self) -> H_CHENA5_R {
        H_CHENA5_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:10"]
    #[inline(always)]
    #[must_use]
    pub fn h_mps5(&mut self) -> H_MPS5_W<0> {
        H_MPS5_W::new(self)
    }
    #[doc = "Bits 11:14"]
    #[inline(always)]
    #[must_use]
    pub fn h_epnum5(&mut self) -> H_EPNUM5_W<11> {
        H_EPNUM5_W::new(self)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    #[must_use]
    pub fn h_epdir5(&mut self) -> H_EPDIR5_W<15> {
        H_EPDIR5_W::new(self)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    #[must_use]
    pub fn h_lspddev5(&mut self) -> H_LSPDDEV5_W<17> {
        H_LSPDDEV5_W::new(self)
    }
    #[doc = "Bits 18:19"]
    #[inline(always)]
    #[must_use]
    pub fn h_eptype5(&mut self) -> H_EPTYPE5_W<18> {
        H_EPTYPE5_W::new(self)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    #[must_use]
    pub fn h_ec5(&mut self) -> H_EC5_W<21> {
        H_EC5_W::new(self)
    }
    #[doc = "Bits 22:28"]
    #[inline(always)]
    #[must_use]
    pub fn h_devaddr5(&mut self) -> H_DEVADDR5_W<22> {
        H_DEVADDR5_W::new(self)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    #[must_use]
    pub fn h_oddfrm5(&mut self) -> H_ODDFRM5_W<29> {
        H_ODDFRM5_W::new(self)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    #[must_use]
    pub fn h_chdis5(&mut self) -> H_CHDIS5_W<30> {
        H_CHDIS5_W::new(self)
    }
    #[doc = "Bit 31"]
    #[inline(always)]
    #[must_use]
    pub fn h_chena5(&mut self) -> H_CHENA5_W<31> {
        H_CHENA5_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hcchar5](index.html) module"]
pub struct HCCHAR5_SPEC;
impl crate::RegisterSpec for HCCHAR5_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [hcchar5::R](R) reader structure"]
impl crate::Readable for HCCHAR5_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [hcchar5::W](W) writer structure"]
impl crate::Writable for HCCHAR5_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets HCCHAR5 to value 0"]
impl crate::Resettable for HCCHAR5_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}