esp32s2 0.31.0

Peripheral access crate for the ESP32-S2
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

#[doc = "Register `PRO_IRAM0_5` reader"]
pub type R = crate::R<PRO_IRAM0_5_SPEC>;
#[doc = "Field `PRO_IRAM0_ILG_ST` reader - Record the illegitimate information of IBUS. \\[21:2\\]: store the bits \\[21:2\\] of IBUS address. \\[1\\]: 1 means data access, 0 means instruction access. \\[0\\]: 1 means write operation, 0 means read operation."]
pub type PRO_IRAM0_ILG_ST_R = crate::FieldReader<u32>;
impl R {
    #[doc = "Bits 0:21 - Record the illegitimate information of IBUS. \\[21:2\\]: store the bits \\[21:2\\] of IBUS address. \\[1\\]: 1 means data access, 0 means instruction access. \\[0\\]: 1 means write operation, 0 means read operation."]
    #[inline(always)]
    pub fn pro_iram0_ilg_st(&self) -> PRO_IRAM0_ILG_ST_R {
        PRO_IRAM0_ILG_ST_R::new(self.bits & 0x003f_ffff)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PRO_IRAM0_5")
            .field("pro_iram0_ilg_st", &self.pro_iram0_ilg_st())
            .finish()
    }
}
#[doc = "IBUS status register.\n\nYou can [`read`](crate::Reg::read) this register and get [`pro_iram0_5::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PRO_IRAM0_5_SPEC;
impl crate::RegisterSpec for PRO_IRAM0_5_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pro_iram0_5::R`](R) reader structure"]
impl crate::Readable for PRO_IRAM0_5_SPEC {}
#[doc = "`reset()` method sets PRO_IRAM0_5 to value 0"]
impl crate::Resettable for PRO_IRAM0_5_SPEC {}