esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
#[doc = "Register `LP_INT_ENA` reader"]
pub type R = crate::R<LP_INT_ENA_SPEC>;
#[doc = "Register `LP_INT_ENA` writer"]
pub type W = crate::W<LP_INT_ENA_SPEC>;
#[doc = "Field `LP_CPU_SLEEP_REJECT` reader - need_des"]
pub type LP_CPU_SLEEP_REJECT_R = crate::BitReader;
#[doc = "Field `LP_CPU_SLEEP_REJECT` writer - need_des"]
pub type LP_CPU_SLEEP_REJECT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P1A_CNT_TARGET0_REACH_0_LP` reader - reg_0p1a_0_counter after xpd reach target0"]
pub type _0P1A_CNT_TARGET0_REACH_0_LP_R = crate::BitReader;
#[doc = "Field `_0P1A_CNT_TARGET0_REACH_0_LP` writer - reg_0p1a_0_counter after xpd reach target0"]
pub type _0P1A_CNT_TARGET0_REACH_0_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P1A_CNT_TARGET1_REACH_0_LP` reader - reg_0p1a_1_counter after xpd reach target1"]
pub type _0P1A_CNT_TARGET1_REACH_0_LP_R = crate::BitReader;
#[doc = "Field `_0P1A_CNT_TARGET1_REACH_0_LP` writer - reg_0p1a_1_counter after xpd reach target1"]
pub type _0P1A_CNT_TARGET1_REACH_0_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P1A_CNT_TARGET0_REACH_1_LP` reader - reg_0p1a_0 counter after xpd reach target0"]
pub type _0P1A_CNT_TARGET0_REACH_1_LP_R = crate::BitReader;
#[doc = "Field `_0P1A_CNT_TARGET0_REACH_1_LP` writer - reg_0p1a_0 counter after xpd reach target0"]
pub type _0P1A_CNT_TARGET0_REACH_1_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P1A_CNT_TARGET1_REACH_1_LP` reader - reg_0p1a_1_counter after xpd reach target1"]
pub type _0P1A_CNT_TARGET1_REACH_1_LP_R = crate::BitReader;
#[doc = "Field `_0P1A_CNT_TARGET1_REACH_1_LP` writer - reg_0p1a_1_counter after xpd reach target1"]
pub type _0P1A_CNT_TARGET1_REACH_1_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P2A_CNT_TARGET0_REACH_0_LP` reader - reg_0p2a_0 counter after xpd reach target0"]
pub type _0P2A_CNT_TARGET0_REACH_0_LP_R = crate::BitReader;
#[doc = "Field `_0P2A_CNT_TARGET0_REACH_0_LP` writer - reg_0p2a_0 counter after xpd reach target0"]
pub type _0P2A_CNT_TARGET0_REACH_0_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P2A_CNT_TARGET1_REACH_0_LP` reader - reg_0p2a_1_counter after xpd reach target1"]
pub type _0P2A_CNT_TARGET1_REACH_0_LP_R = crate::BitReader;
#[doc = "Field `_0P2A_CNT_TARGET1_REACH_0_LP` writer - reg_0p2a_1_counter after xpd reach target1"]
pub type _0P2A_CNT_TARGET1_REACH_0_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P2A_CNT_TARGET0_REACH_1_LP` reader - reg_0p2a_0 counter after xpd reach target0"]
pub type _0P2A_CNT_TARGET0_REACH_1_LP_R = crate::BitReader;
#[doc = "Field `_0P2A_CNT_TARGET0_REACH_1_LP` writer - reg_0p2a_0 counter after xpd reach target0"]
pub type _0P2A_CNT_TARGET0_REACH_1_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P2A_CNT_TARGET1_REACH_1_LP` reader - reg_0p2a_1_counter after xpd reach target1"]
pub type _0P2A_CNT_TARGET1_REACH_1_LP_R = crate::BitReader;
#[doc = "Field `_0P2A_CNT_TARGET1_REACH_1_LP` writer - reg_0p2a_1_counter after xpd reach target1"]
pub type _0P2A_CNT_TARGET1_REACH_1_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P3A_CNT_TARGET0_REACH_0_LP` reader - reg_0p3a_0 counter after xpd reach target0"]
pub type _0P3A_CNT_TARGET0_REACH_0_LP_R = crate::BitReader;
#[doc = "Field `_0P3A_CNT_TARGET0_REACH_0_LP` writer - reg_0p3a_0 counter after xpd reach target0"]
pub type _0P3A_CNT_TARGET0_REACH_0_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P3A_CNT_TARGET1_REACH_0_LP` reader - reg_0p3a_1_counter after xpd reach target1"]
pub type _0P3A_CNT_TARGET1_REACH_0_LP_R = crate::BitReader;
#[doc = "Field `_0P3A_CNT_TARGET1_REACH_0_LP` writer - reg_0p3a_1_counter after xpd reach target1"]
pub type _0P3A_CNT_TARGET1_REACH_0_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P3A_CNT_TARGET0_REACH_1_LP` reader - reg_0p3a_0_counter after xpd reach target0"]
pub type _0P3A_CNT_TARGET0_REACH_1_LP_R = crate::BitReader;
#[doc = "Field `_0P3A_CNT_TARGET0_REACH_1_LP` writer - reg_0p3a_0_counter after xpd reach target0"]
pub type _0P3A_CNT_TARGET0_REACH_1_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `_0P3A_CNT_TARGET1_REACH_1_LP` reader - reg_0p3a_1_counter after xpd reach target1"]
pub type _0P3A_CNT_TARGET1_REACH_1_LP_R = crate::BitReader;
#[doc = "Field `_0P3A_CNT_TARGET1_REACH_1_LP` writer - reg_0p3a_1_counter after xpd reach target1"]
pub type _0P3A_CNT_TARGET1_REACH_1_LP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `LP_CPU_WAKEUP` reader - need_des"]
pub type LP_CPU_WAKEUP_R = crate::BitReader;
#[doc = "Field `LP_CPU_WAKEUP` writer - need_des"]
pub type LP_CPU_WAKEUP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLEEP_SWITCH_ACTIVE_END` reader - need_des"]
pub type SLEEP_SWITCH_ACTIVE_END_R = crate::BitReader;
#[doc = "Field `SLEEP_SWITCH_ACTIVE_END` writer - need_des"]
pub type SLEEP_SWITCH_ACTIVE_END_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ACTIVE_SWITCH_SLEEP_END` reader - need_des"]
pub type ACTIVE_SWITCH_SLEEP_END_R = crate::BitReader;
#[doc = "Field `ACTIVE_SWITCH_SLEEP_END` writer - need_des"]
pub type ACTIVE_SWITCH_SLEEP_END_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLEEP_SWITCH_ACTIVE_START` reader - need_des"]
pub type SLEEP_SWITCH_ACTIVE_START_R = crate::BitReader;
#[doc = "Field `SLEEP_SWITCH_ACTIVE_START` writer - need_des"]
pub type SLEEP_SWITCH_ACTIVE_START_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ACTIVE_SWITCH_SLEEP_START` reader - need_des"]
pub type ACTIVE_SWITCH_SLEEP_START_R = crate::BitReader;
#[doc = "Field `ACTIVE_SWITCH_SLEEP_START` writer - need_des"]
pub type ACTIVE_SWITCH_SLEEP_START_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HP_SW_TRIGGER` reader - need_des"]
pub type HP_SW_TRIGGER_R = crate::BitReader;
#[doc = "Field `HP_SW_TRIGGER` writer - need_des"]
pub type HP_SW_TRIGGER_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 13 - need_des"]
    #[inline(always)]
    pub fn lp_cpu_sleep_reject(&self) -> LP_CPU_SLEEP_REJECT_R {
        LP_CPU_SLEEP_REJECT_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - reg_0p1a_0_counter after xpd reach target0"]
    #[inline(always)]
    pub fn _0p1a_cnt_target0_reach_0_lp(&self) -> _0P1A_CNT_TARGET0_REACH_0_LP_R {
        _0P1A_CNT_TARGET0_REACH_0_LP_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - reg_0p1a_1_counter after xpd reach target1"]
    #[inline(always)]
    pub fn _0p1a_cnt_target1_reach_0_lp(&self) -> _0P1A_CNT_TARGET1_REACH_0_LP_R {
        _0P1A_CNT_TARGET1_REACH_0_LP_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - reg_0p1a_0 counter after xpd reach target0"]
    #[inline(always)]
    pub fn _0p1a_cnt_target0_reach_1_lp(&self) -> _0P1A_CNT_TARGET0_REACH_1_LP_R {
        _0P1A_CNT_TARGET0_REACH_1_LP_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - reg_0p1a_1_counter after xpd reach target1"]
    #[inline(always)]
    pub fn _0p1a_cnt_target1_reach_1_lp(&self) -> _0P1A_CNT_TARGET1_REACH_1_LP_R {
        _0P1A_CNT_TARGET1_REACH_1_LP_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - reg_0p2a_0 counter after xpd reach target0"]
    #[inline(always)]
    pub fn _0p2a_cnt_target0_reach_0_lp(&self) -> _0P2A_CNT_TARGET0_REACH_0_LP_R {
        _0P2A_CNT_TARGET0_REACH_0_LP_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - reg_0p2a_1_counter after xpd reach target1"]
    #[inline(always)]
    pub fn _0p2a_cnt_target1_reach_0_lp(&self) -> _0P2A_CNT_TARGET1_REACH_0_LP_R {
        _0P2A_CNT_TARGET1_REACH_0_LP_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - reg_0p2a_0 counter after xpd reach target0"]
    #[inline(always)]
    pub fn _0p2a_cnt_target0_reach_1_lp(&self) -> _0P2A_CNT_TARGET0_REACH_1_LP_R {
        _0P2A_CNT_TARGET0_REACH_1_LP_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - reg_0p2a_1_counter after xpd reach target1"]
    #[inline(always)]
    pub fn _0p2a_cnt_target1_reach_1_lp(&self) -> _0P2A_CNT_TARGET1_REACH_1_LP_R {
        _0P2A_CNT_TARGET1_REACH_1_LP_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - reg_0p3a_0 counter after xpd reach target0"]
    #[inline(always)]
    pub fn _0p3a_cnt_target0_reach_0_lp(&self) -> _0P3A_CNT_TARGET0_REACH_0_LP_R {
        _0P3A_CNT_TARGET0_REACH_0_LP_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - reg_0p3a_1_counter after xpd reach target1"]
    #[inline(always)]
    pub fn _0p3a_cnt_target1_reach_0_lp(&self) -> _0P3A_CNT_TARGET1_REACH_0_LP_R {
        _0P3A_CNT_TARGET1_REACH_0_LP_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - reg_0p3a_0_counter after xpd reach target0"]
    #[inline(always)]
    pub fn _0p3a_cnt_target0_reach_1_lp(&self) -> _0P3A_CNT_TARGET0_REACH_1_LP_R {
        _0P3A_CNT_TARGET0_REACH_1_LP_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - reg_0p3a_1_counter after xpd reach target1"]
    #[inline(always)]
    pub fn _0p3a_cnt_target1_reach_1_lp(&self) -> _0P3A_CNT_TARGET1_REACH_1_LP_R {
        _0P3A_CNT_TARGET1_REACH_1_LP_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - need_des"]
    #[inline(always)]
    pub fn lp_cpu_wakeup(&self) -> LP_CPU_WAKEUP_R {
        LP_CPU_WAKEUP_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - need_des"]
    #[inline(always)]
    pub fn sleep_switch_active_end(&self) -> SLEEP_SWITCH_ACTIVE_END_R {
        SLEEP_SWITCH_ACTIVE_END_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - need_des"]
    #[inline(always)]
    pub fn active_switch_sleep_end(&self) -> ACTIVE_SWITCH_SLEEP_END_R {
        ACTIVE_SWITCH_SLEEP_END_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - need_des"]
    #[inline(always)]
    pub fn sleep_switch_active_start(&self) -> SLEEP_SWITCH_ACTIVE_START_R {
        SLEEP_SWITCH_ACTIVE_START_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - need_des"]
    #[inline(always)]
    pub fn active_switch_sleep_start(&self) -> ACTIVE_SWITCH_SLEEP_START_R {
        ACTIVE_SWITCH_SLEEP_START_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - need_des"]
    #[inline(always)]
    pub fn hp_sw_trigger(&self) -> HP_SW_TRIGGER_R {
        HP_SW_TRIGGER_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LP_INT_ENA")
            .field(
                "lp_cpu_sleep_reject",
                &format_args!("{}", self.lp_cpu_sleep_reject().bit()),
            )
            .field(
                "_0p1a_cnt_target0_reach_0_lp",
                &format_args!("{}", self._0p1a_cnt_target0_reach_0_lp().bit()),
            )
            .field(
                "_0p1a_cnt_target1_reach_0_lp",
                &format_args!("{}", self._0p1a_cnt_target1_reach_0_lp().bit()),
            )
            .field(
                "_0p1a_cnt_target0_reach_1_lp",
                &format_args!("{}", self._0p1a_cnt_target0_reach_1_lp().bit()),
            )
            .field(
                "_0p1a_cnt_target1_reach_1_lp",
                &format_args!("{}", self._0p1a_cnt_target1_reach_1_lp().bit()),
            )
            .field(
                "_0p2a_cnt_target0_reach_0_lp",
                &format_args!("{}", self._0p2a_cnt_target0_reach_0_lp().bit()),
            )
            .field(
                "_0p2a_cnt_target1_reach_0_lp",
                &format_args!("{}", self._0p2a_cnt_target1_reach_0_lp().bit()),
            )
            .field(
                "_0p2a_cnt_target0_reach_1_lp",
                &format_args!("{}", self._0p2a_cnt_target0_reach_1_lp().bit()),
            )
            .field(
                "_0p2a_cnt_target1_reach_1_lp",
                &format_args!("{}", self._0p2a_cnt_target1_reach_1_lp().bit()),
            )
            .field(
                "_0p3a_cnt_target0_reach_0_lp",
                &format_args!("{}", self._0p3a_cnt_target0_reach_0_lp().bit()),
            )
            .field(
                "_0p3a_cnt_target1_reach_0_lp",
                &format_args!("{}", self._0p3a_cnt_target1_reach_0_lp().bit()),
            )
            .field(
                "_0p3a_cnt_target0_reach_1_lp",
                &format_args!("{}", self._0p3a_cnt_target0_reach_1_lp().bit()),
            )
            .field(
                "_0p3a_cnt_target1_reach_1_lp",
                &format_args!("{}", self._0p3a_cnt_target1_reach_1_lp().bit()),
            )
            .field(
                "lp_cpu_wakeup",
                &format_args!("{}", self.lp_cpu_wakeup().bit()),
            )
            .field(
                "sleep_switch_active_end",
                &format_args!("{}", self.sleep_switch_active_end().bit()),
            )
            .field(
                "active_switch_sleep_end",
                &format_args!("{}", self.active_switch_sleep_end().bit()),
            )
            .field(
                "sleep_switch_active_start",
                &format_args!("{}", self.sleep_switch_active_start().bit()),
            )
            .field(
                "active_switch_sleep_start",
                &format_args!("{}", self.active_switch_sleep_start().bit()),
            )
            .field(
                "hp_sw_trigger",
                &format_args!("{}", self.hp_sw_trigger().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<LP_INT_ENA_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 13 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn lp_cpu_sleep_reject(&mut self) -> LP_CPU_SLEEP_REJECT_W<LP_INT_ENA_SPEC> {
        LP_CPU_SLEEP_REJECT_W::new(self, 13)
    }
    #[doc = "Bit 14 - reg_0p1a_0_counter after xpd reach target0"]
    #[inline(always)]
    #[must_use]
    pub fn _0p1a_cnt_target0_reach_0_lp(
        &mut self,
    ) -> _0P1A_CNT_TARGET0_REACH_0_LP_W<LP_INT_ENA_SPEC> {
        _0P1A_CNT_TARGET0_REACH_0_LP_W::new(self, 14)
    }
    #[doc = "Bit 15 - reg_0p1a_1_counter after xpd reach target1"]
    #[inline(always)]
    #[must_use]
    pub fn _0p1a_cnt_target1_reach_0_lp(
        &mut self,
    ) -> _0P1A_CNT_TARGET1_REACH_0_LP_W<LP_INT_ENA_SPEC> {
        _0P1A_CNT_TARGET1_REACH_0_LP_W::new(self, 15)
    }
    #[doc = "Bit 16 - reg_0p1a_0 counter after xpd reach target0"]
    #[inline(always)]
    #[must_use]
    pub fn _0p1a_cnt_target0_reach_1_lp(
        &mut self,
    ) -> _0P1A_CNT_TARGET0_REACH_1_LP_W<LP_INT_ENA_SPEC> {
        _0P1A_CNT_TARGET0_REACH_1_LP_W::new(self, 16)
    }
    #[doc = "Bit 17 - reg_0p1a_1_counter after xpd reach target1"]
    #[inline(always)]
    #[must_use]
    pub fn _0p1a_cnt_target1_reach_1_lp(
        &mut self,
    ) -> _0P1A_CNT_TARGET1_REACH_1_LP_W<LP_INT_ENA_SPEC> {
        _0P1A_CNT_TARGET1_REACH_1_LP_W::new(self, 17)
    }
    #[doc = "Bit 18 - reg_0p2a_0 counter after xpd reach target0"]
    #[inline(always)]
    #[must_use]
    pub fn _0p2a_cnt_target0_reach_0_lp(
        &mut self,
    ) -> _0P2A_CNT_TARGET0_REACH_0_LP_W<LP_INT_ENA_SPEC> {
        _0P2A_CNT_TARGET0_REACH_0_LP_W::new(self, 18)
    }
    #[doc = "Bit 19 - reg_0p2a_1_counter after xpd reach target1"]
    #[inline(always)]
    #[must_use]
    pub fn _0p2a_cnt_target1_reach_0_lp(
        &mut self,
    ) -> _0P2A_CNT_TARGET1_REACH_0_LP_W<LP_INT_ENA_SPEC> {
        _0P2A_CNT_TARGET1_REACH_0_LP_W::new(self, 19)
    }
    #[doc = "Bit 20 - reg_0p2a_0 counter after xpd reach target0"]
    #[inline(always)]
    #[must_use]
    pub fn _0p2a_cnt_target0_reach_1_lp(
        &mut self,
    ) -> _0P2A_CNT_TARGET0_REACH_1_LP_W<LP_INT_ENA_SPEC> {
        _0P2A_CNT_TARGET0_REACH_1_LP_W::new(self, 20)
    }
    #[doc = "Bit 21 - reg_0p2a_1_counter after xpd reach target1"]
    #[inline(always)]
    #[must_use]
    pub fn _0p2a_cnt_target1_reach_1_lp(
        &mut self,
    ) -> _0P2A_CNT_TARGET1_REACH_1_LP_W<LP_INT_ENA_SPEC> {
        _0P2A_CNT_TARGET1_REACH_1_LP_W::new(self, 21)
    }
    #[doc = "Bit 22 - reg_0p3a_0 counter after xpd reach target0"]
    #[inline(always)]
    #[must_use]
    pub fn _0p3a_cnt_target0_reach_0_lp(
        &mut self,
    ) -> _0P3A_CNT_TARGET0_REACH_0_LP_W<LP_INT_ENA_SPEC> {
        _0P3A_CNT_TARGET0_REACH_0_LP_W::new(self, 22)
    }
    #[doc = "Bit 23 - reg_0p3a_1_counter after xpd reach target1"]
    #[inline(always)]
    #[must_use]
    pub fn _0p3a_cnt_target1_reach_0_lp(
        &mut self,
    ) -> _0P3A_CNT_TARGET1_REACH_0_LP_W<LP_INT_ENA_SPEC> {
        _0P3A_CNT_TARGET1_REACH_0_LP_W::new(self, 23)
    }
    #[doc = "Bit 24 - reg_0p3a_0_counter after xpd reach target0"]
    #[inline(always)]
    #[must_use]
    pub fn _0p3a_cnt_target0_reach_1_lp(
        &mut self,
    ) -> _0P3A_CNT_TARGET0_REACH_1_LP_W<LP_INT_ENA_SPEC> {
        _0P3A_CNT_TARGET0_REACH_1_LP_W::new(self, 24)
    }
    #[doc = "Bit 25 - reg_0p3a_1_counter after xpd reach target1"]
    #[inline(always)]
    #[must_use]
    pub fn _0p3a_cnt_target1_reach_1_lp(
        &mut self,
    ) -> _0P3A_CNT_TARGET1_REACH_1_LP_W<LP_INT_ENA_SPEC> {
        _0P3A_CNT_TARGET1_REACH_1_LP_W::new(self, 25)
    }
    #[doc = "Bit 26 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn lp_cpu_wakeup(&mut self) -> LP_CPU_WAKEUP_W<LP_INT_ENA_SPEC> {
        LP_CPU_WAKEUP_W::new(self, 26)
    }
    #[doc = "Bit 27 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn sleep_switch_active_end(&mut self) -> SLEEP_SWITCH_ACTIVE_END_W<LP_INT_ENA_SPEC> {
        SLEEP_SWITCH_ACTIVE_END_W::new(self, 27)
    }
    #[doc = "Bit 28 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn active_switch_sleep_end(&mut self) -> ACTIVE_SWITCH_SLEEP_END_W<LP_INT_ENA_SPEC> {
        ACTIVE_SWITCH_SLEEP_END_W::new(self, 28)
    }
    #[doc = "Bit 29 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn sleep_switch_active_start(&mut self) -> SLEEP_SWITCH_ACTIVE_START_W<LP_INT_ENA_SPEC> {
        SLEEP_SWITCH_ACTIVE_START_W::new(self, 29)
    }
    #[doc = "Bit 30 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn active_switch_sleep_start(&mut self) -> ACTIVE_SWITCH_SLEEP_START_W<LP_INT_ENA_SPEC> {
        ACTIVE_SWITCH_SLEEP_START_W::new(self, 30)
    }
    #[doc = "Bit 31 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn hp_sw_trigger(&mut self) -> HP_SW_TRIGGER_W<LP_INT_ENA_SPEC> {
        HP_SW_TRIGGER_W::new(self, 31)
    }
}
#[doc = "need_des\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`lp_int_ena::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`lp_int_ena::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct LP_INT_ENA_SPEC;
impl crate::RegisterSpec for LP_INT_ENA_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`lp_int_ena::R`](R) reader structure"]
impl crate::Readable for LP_INT_ENA_SPEC {}
#[doc = "`write(|w| ..)` method takes [`lp_int_ena::W`](W) writer structure"]
impl crate::Writable for LP_INT_ENA_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets LP_INT_ENA to value 0"]
impl crate::Resettable for LP_INT_ENA_SPEC {
    const RESET_VALUE: u32 = 0;
}