esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106

#[doc = "Register `RNG_CFG` reader"]
pub type R = crate::R<RNG_CFG_SPEC>;
#[doc = "Register `RNG_CFG` writer"]
pub type W = crate::W<RNG_CFG_SPEC>;
#[doc = "Field `RNG_TIMER_EN` reader - enable rng timer"]
pub type RNG_TIMER_EN_R = crate::BitReader;
#[doc = "Field `RNG_TIMER_EN` writer - enable rng timer"]
pub type RNG_TIMER_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RNG_TIMER_PSCALE` reader - configure ng timer pscale"]
pub type RNG_TIMER_PSCALE_R = crate::FieldReader;
#[doc = "Field `RNG_TIMER_PSCALE` writer - configure ng timer pscale"]
pub type RNG_TIMER_PSCALE_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `RNG_SAR_ENABLE` reader - enable rng_saradc"]
pub type RNG_SAR_ENABLE_R = crate::BitReader;
#[doc = "Field `RNG_SAR_ENABLE` writer - enable rng_saradc"]
pub type RNG_SAR_ENABLE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RNG_SAR_DATA` reader - debug rng sar sample cnt"]
pub type RNG_SAR_DATA_R = crate::FieldReader<u16>;
impl R {
    #[doc = "Bit 0 - enable rng timer"]
    #[inline(always)]
    pub fn rng_timer_en(&self) -> RNG_TIMER_EN_R {
        RNG_TIMER_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 1:8 - configure ng timer pscale"]
    #[inline(always)]
    pub fn rng_timer_pscale(&self) -> RNG_TIMER_PSCALE_R {
        RNG_TIMER_PSCALE_R::new(((self.bits >> 1) & 0xff) as u8)
    }
    #[doc = "Bit 9 - enable rng_saradc"]
    #[inline(always)]
    pub fn rng_sar_enable(&self) -> RNG_SAR_ENABLE_R {
        RNG_SAR_ENABLE_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bits 16:28 - debug rng sar sample cnt"]
    #[inline(always)]
    pub fn rng_sar_data(&self) -> RNG_SAR_DATA_R {
        RNG_SAR_DATA_R::new(((self.bits >> 16) & 0x1fff) as u16)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RNG_CFG")
            .field(
                "rng_timer_en",
                &format_args!("{}", self.rng_timer_en().bit()),
            )
            .field(
                "rng_timer_pscale",
                &format_args!("{}", self.rng_timer_pscale().bits()),
            )
            .field(
                "rng_sar_enable",
                &format_args!("{}", self.rng_sar_enable().bit()),
            )
            .field(
                "rng_sar_data",
                &format_args!("{}", self.rng_sar_data().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<RNG_CFG_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - enable rng timer"]
    #[inline(always)]
    #[must_use]
    pub fn rng_timer_en(&mut self) -> RNG_TIMER_EN_W<RNG_CFG_SPEC> {
        RNG_TIMER_EN_W::new(self, 0)
    }
    #[doc = "Bits 1:8 - configure ng timer pscale"]
    #[inline(always)]
    #[must_use]
    pub fn rng_timer_pscale(&mut self) -> RNG_TIMER_PSCALE_W<RNG_CFG_SPEC> {
        RNG_TIMER_PSCALE_W::new(self, 1)
    }
    #[doc = "Bit 9 - enable rng_saradc"]
    #[inline(always)]
    #[must_use]
    pub fn rng_sar_enable(&mut self) -> RNG_SAR_ENABLE_W<RNG_CFG_SPEC> {
        RNG_SAR_ENABLE_W::new(self, 9)
    }
}
#[doc = "rng cfg register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`rng_cfg::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rng_cfg::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RNG_CFG_SPEC;
impl crate::RegisterSpec for RNG_CFG_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`rng_cfg::R`](R) reader structure"]
impl crate::Readable for RNG_CFG_SPEC {}
#[doc = "`write(|w| ..)` method takes [`rng_cfg::W`](W) writer structure"]
impl crate::Writable for RNG_CFG_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets RNG_CFG to value 0x03"]
impl crate::Resettable for RNG_CFG_SPEC {
    const RESET_VALUE: u32 = 0x03;
}