esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103

#[doc = "Register `PIN7` reader"]
pub type R = crate::R<PIN7_SPEC>;
#[doc = "Register `PIN7` writer"]
pub type W = crate::W<PIN7_SPEC>;
#[doc = "Field `REG_GPIO_PIN7_WAKEUP_ENABLE` reader - Reserved"]
pub type REG_GPIO_PIN7_WAKEUP_ENABLE_R = crate::BitReader;
#[doc = "Field `REG_GPIO_PIN7_WAKEUP_ENABLE` writer - Reserved"]
pub type REG_GPIO_PIN7_WAKEUP_ENABLE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_GPIO_PIN7_INT_TYPE` reader - Reserved"]
pub type REG_GPIO_PIN7_INT_TYPE_R = crate::FieldReader;
#[doc = "Field `REG_GPIO_PIN7_INT_TYPE` writer - Reserved"]
pub type REG_GPIO_PIN7_INT_TYPE_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
#[doc = "Field `REG_GPIO_PIN7_PAD_DRIVER` reader - Reserved"]
pub type REG_GPIO_PIN7_PAD_DRIVER_R = crate::BitReader;
#[doc = "Field `REG_GPIO_PIN7_PAD_DRIVER` writer - Reserved"]
pub type REG_GPIO_PIN7_PAD_DRIVER_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_GPI7_PIN0_EDGE_WAKEUP_CLR` writer - need des"]
pub type REG_GPI7_PIN0_EDGE_WAKEUP_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    pub fn reg_gpio_pin7_wakeup_enable(&self) -> REG_GPIO_PIN7_WAKEUP_ENABLE_R {
        REG_GPIO_PIN7_WAKEUP_ENABLE_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 1:3 - Reserved"]
    #[inline(always)]
    pub fn reg_gpio_pin7_int_type(&self) -> REG_GPIO_PIN7_INT_TYPE_R {
        REG_GPIO_PIN7_INT_TYPE_R::new(((self.bits >> 1) & 7) as u8)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    pub fn reg_gpio_pin7_pad_driver(&self) -> REG_GPIO_PIN7_PAD_DRIVER_R {
        REG_GPIO_PIN7_PAD_DRIVER_R::new(((self.bits >> 4) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PIN7")
            .field(
                "reg_gpio_pin7_wakeup_enable",
                &format_args!("{}", self.reg_gpio_pin7_wakeup_enable().bit()),
            )
            .field(
                "reg_gpio_pin7_int_type",
                &format_args!("{}", self.reg_gpio_pin7_int_type().bits()),
            )
            .field(
                "reg_gpio_pin7_pad_driver",
                &format_args!("{}", self.reg_gpio_pin7_pad_driver().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<PIN7_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_gpio_pin7_wakeup_enable(&mut self) -> REG_GPIO_PIN7_WAKEUP_ENABLE_W<PIN7_SPEC> {
        REG_GPIO_PIN7_WAKEUP_ENABLE_W::new(self, 0)
    }
    #[doc = "Bits 1:3 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_gpio_pin7_int_type(&mut self) -> REG_GPIO_PIN7_INT_TYPE_W<PIN7_SPEC> {
        REG_GPIO_PIN7_INT_TYPE_W::new(self, 1)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_gpio_pin7_pad_driver(&mut self) -> REG_GPIO_PIN7_PAD_DRIVER_W<PIN7_SPEC> {
        REG_GPIO_PIN7_PAD_DRIVER_W::new(self, 4)
    }
    #[doc = "Bit 5 - need des"]
    #[inline(always)]
    #[must_use]
    pub fn reg_gpi7_pin0_edge_wakeup_clr(&mut self) -> REG_GPI7_PIN0_EDGE_WAKEUP_CLR_W<PIN7_SPEC> {
        REG_GPI7_PIN0_EDGE_WAKEUP_CLR_W::new(self, 5)
    }
}
#[doc = "Reserved\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pin7::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pin7::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PIN7_SPEC;
impl crate::RegisterSpec for PIN7_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pin7::R`](R) reader structure"]
impl crate::Readable for PIN7_SPEC {}
#[doc = "`write(|w| ..)` method takes [`pin7::W`](W) writer structure"]
impl crate::Writable for PIN7_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PIN7 to value 0"]
impl crate::Resettable for PIN7_SPEC {
    const RESET_VALUE: u32 = 0;
}