esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168

#[doc = "Register `READER2_CTRL` reader"]
pub type R = crate::R<READER2_CTRL_SPEC>;
#[doc = "Register `READER2_CTRL` writer"]
pub type W = crate::W<READER2_CTRL_SPEC>;
#[doc = "Field `SAR2_CLK_DIV` reader - Clock divider."]
pub type SAR2_CLK_DIV_R = crate::FieldReader;
#[doc = "Field `SAR2_CLK_DIV` writer - Clock divider."]
pub type SAR2_CLK_DIV_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `SAR2_WAIT_ARB_CYCLE` reader - Wait arbit stable after sar_done."]
pub type SAR2_WAIT_ARB_CYCLE_R = crate::FieldReader;
#[doc = "Field `SAR2_WAIT_ARB_CYCLE` writer - Wait arbit stable after sar_done."]
pub type SAR2_WAIT_ARB_CYCLE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `SAR2_CLK_GATED` reader - N/A"]
pub type SAR2_CLK_GATED_R = crate::BitReader;
#[doc = "Field `SAR2_CLK_GATED` writer - N/A"]
pub type SAR2_CLK_GATED_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR2_SAMPLE_NUM` reader - N/A"]
pub type SAR2_SAMPLE_NUM_R = crate::FieldReader;
#[doc = "Field `SAR2_SAMPLE_NUM` writer - N/A"]
pub type SAR2_SAMPLE_NUM_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `SAR2_EN_PAD_FORCE_ENABLE` reader - Force enable adc en_pad to analog circuit 2'b11: force enable ."]
pub type SAR2_EN_PAD_FORCE_ENABLE_R = crate::FieldReader;
#[doc = "Field `SAR2_EN_PAD_FORCE_ENABLE` writer - Force enable adc en_pad to analog circuit 2'b11: force enable ."]
pub type SAR2_EN_PAD_FORCE_ENABLE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `SAR2_DATA_INV` reader - Invert SAR ADC2 data."]
pub type SAR2_DATA_INV_R = crate::BitReader;
#[doc = "Field `SAR2_DATA_INV` writer - Invert SAR ADC2 data."]
pub type SAR2_DATA_INV_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAR2_INT_EN` reader - Enable saradc2 to send out interrupt."]
pub type SAR2_INT_EN_R = crate::BitReader;
#[doc = "Field `SAR2_INT_EN` writer - Enable saradc2 to send out interrupt."]
pub type SAR2_INT_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bits 0:7 - Clock divider."]
    #[inline(always)]
    pub fn sar2_clk_div(&self) -> SAR2_CLK_DIV_R {
        SAR2_CLK_DIV_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bits 16:17 - Wait arbit stable after sar_done."]
    #[inline(always)]
    pub fn sar2_wait_arb_cycle(&self) -> SAR2_WAIT_ARB_CYCLE_R {
        SAR2_WAIT_ARB_CYCLE_R::new(((self.bits >> 16) & 3) as u8)
    }
    #[doc = "Bit 18 - N/A"]
    #[inline(always)]
    pub fn sar2_clk_gated(&self) -> SAR2_CLK_GATED_R {
        SAR2_CLK_GATED_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bits 19:26 - N/A"]
    #[inline(always)]
    pub fn sar2_sample_num(&self) -> SAR2_SAMPLE_NUM_R {
        SAR2_SAMPLE_NUM_R::new(((self.bits >> 19) & 0xff) as u8)
    }
    #[doc = "Bits 27:28 - Force enable adc en_pad to analog circuit 2'b11: force enable ."]
    #[inline(always)]
    pub fn sar2_en_pad_force_enable(&self) -> SAR2_EN_PAD_FORCE_ENABLE_R {
        SAR2_EN_PAD_FORCE_ENABLE_R::new(((self.bits >> 27) & 3) as u8)
    }
    #[doc = "Bit 29 - Invert SAR ADC2 data."]
    #[inline(always)]
    pub fn sar2_data_inv(&self) -> SAR2_DATA_INV_R {
        SAR2_DATA_INV_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Enable saradc2 to send out interrupt."]
    #[inline(always)]
    pub fn sar2_int_en(&self) -> SAR2_INT_EN_R {
        SAR2_INT_EN_R::new(((self.bits >> 30) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("READER2_CTRL")
            .field(
                "sar2_clk_div",
                &format_args!("{}", self.sar2_clk_div().bits()),
            )
            .field(
                "sar2_wait_arb_cycle",
                &format_args!("{}", self.sar2_wait_arb_cycle().bits()),
            )
            .field(
                "sar2_clk_gated",
                &format_args!("{}", self.sar2_clk_gated().bit()),
            )
            .field(
                "sar2_sample_num",
                &format_args!("{}", self.sar2_sample_num().bits()),
            )
            .field(
                "sar2_en_pad_force_enable",
                &format_args!("{}", self.sar2_en_pad_force_enable().bits()),
            )
            .field(
                "sar2_data_inv",
                &format_args!("{}", self.sar2_data_inv().bit()),
            )
            .field("sar2_int_en", &format_args!("{}", self.sar2_int_en().bit()))
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<READER2_CTRL_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bits 0:7 - Clock divider."]
    #[inline(always)]
    #[must_use]
    pub fn sar2_clk_div(&mut self) -> SAR2_CLK_DIV_W<READER2_CTRL_SPEC> {
        SAR2_CLK_DIV_W::new(self, 0)
    }
    #[doc = "Bits 16:17 - Wait arbit stable after sar_done."]
    #[inline(always)]
    #[must_use]
    pub fn sar2_wait_arb_cycle(&mut self) -> SAR2_WAIT_ARB_CYCLE_W<READER2_CTRL_SPEC> {
        SAR2_WAIT_ARB_CYCLE_W::new(self, 16)
    }
    #[doc = "Bit 18 - N/A"]
    #[inline(always)]
    #[must_use]
    pub fn sar2_clk_gated(&mut self) -> SAR2_CLK_GATED_W<READER2_CTRL_SPEC> {
        SAR2_CLK_GATED_W::new(self, 18)
    }
    #[doc = "Bits 19:26 - N/A"]
    #[inline(always)]
    #[must_use]
    pub fn sar2_sample_num(&mut self) -> SAR2_SAMPLE_NUM_W<READER2_CTRL_SPEC> {
        SAR2_SAMPLE_NUM_W::new(self, 19)
    }
    #[doc = "Bits 27:28 - Force enable adc en_pad to analog circuit 2'b11: force enable ."]
    #[inline(always)]
    #[must_use]
    pub fn sar2_en_pad_force_enable(&mut self) -> SAR2_EN_PAD_FORCE_ENABLE_W<READER2_CTRL_SPEC> {
        SAR2_EN_PAD_FORCE_ENABLE_W::new(self, 27)
    }
    #[doc = "Bit 29 - Invert SAR ADC2 data."]
    #[inline(always)]
    #[must_use]
    pub fn sar2_data_inv(&mut self) -> SAR2_DATA_INV_W<READER2_CTRL_SPEC> {
        SAR2_DATA_INV_W::new(self, 29)
    }
    #[doc = "Bit 30 - Enable saradc2 to send out interrupt."]
    #[inline(always)]
    #[must_use]
    pub fn sar2_int_en(&mut self) -> SAR2_INT_EN_W<READER2_CTRL_SPEC> {
        SAR2_INT_EN_W::new(self, 30)
    }
}
#[doc = "Control the read operation of ADC2.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`reader2_ctrl::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`reader2_ctrl::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct READER2_CTRL_SPEC;
impl crate::RegisterSpec for READER2_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`reader2_ctrl::R`](R) reader structure"]
impl crate::Readable for READER2_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`reader2_ctrl::W`](W) writer structure"]
impl crate::Writable for READER2_CTRL_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets READER2_CTRL to value 0x4005_0002"]
impl crate::Resettable for READER2_CTRL_SPEC {
    const RESET_VALUE: u32 = 0x4005_0002;
}