esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76

#[doc = "Register `MEM_AUX_CTRL_2` reader"]
pub type R = crate::R<MEM_AUX_CTRL_2_SPEC>;
#[doc = "Register `MEM_AUX_CTRL_2` writer"]
pub type W = crate::W<MEM_AUX_CTRL_2_SPEC>;
#[doc = "Field `BF_MATRIX_MEM_AUX_CTRL` reader - this field configures the mem_aux of bf line buffer memory"]
pub type BF_MATRIX_MEM_AUX_CTRL_R = crate::FieldReader<u16>;
#[doc = "Field `BF_MATRIX_MEM_AUX_CTRL` writer - this field configures the mem_aux of bf line buffer memory"]
pub type BF_MATRIX_MEM_AUX_CTRL_W<'a, REG> = crate::FieldWriter<'a, REG, 14, u16>;
#[doc = "Field `DPC_MATRIX_MEM_AUX_CTRL` reader - this field configures the mem_aux of dpc line buffer memory"]
pub type DPC_MATRIX_MEM_AUX_CTRL_R = crate::FieldReader<u16>;
#[doc = "Field `DPC_MATRIX_MEM_AUX_CTRL` writer - this field configures the mem_aux of dpc line buffer memory"]
pub type DPC_MATRIX_MEM_AUX_CTRL_W<'a, REG> = crate::FieldWriter<'a, REG, 14, u16>;
impl R {
    #[doc = "Bits 0:13 - this field configures the mem_aux of bf line buffer memory"]
    #[inline(always)]
    pub fn bf_matrix_mem_aux_ctrl(&self) -> BF_MATRIX_MEM_AUX_CTRL_R {
        BF_MATRIX_MEM_AUX_CTRL_R::new((self.bits & 0x3fff) as u16)
    }
    #[doc = "Bits 16:29 - this field configures the mem_aux of dpc line buffer memory"]
    #[inline(always)]
    pub fn dpc_matrix_mem_aux_ctrl(&self) -> DPC_MATRIX_MEM_AUX_CTRL_R {
        DPC_MATRIX_MEM_AUX_CTRL_R::new(((self.bits >> 16) & 0x3fff) as u16)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MEM_AUX_CTRL_2")
            .field(
                "bf_matrix_mem_aux_ctrl",
                &format_args!("{}", self.bf_matrix_mem_aux_ctrl().bits()),
            )
            .field(
                "dpc_matrix_mem_aux_ctrl",
                &format_args!("{}", self.dpc_matrix_mem_aux_ctrl().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<MEM_AUX_CTRL_2_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bits 0:13 - this field configures the mem_aux of bf line buffer memory"]
    #[inline(always)]
    #[must_use]
    pub fn bf_matrix_mem_aux_ctrl(&mut self) -> BF_MATRIX_MEM_AUX_CTRL_W<MEM_AUX_CTRL_2_SPEC> {
        BF_MATRIX_MEM_AUX_CTRL_W::new(self, 0)
    }
    #[doc = "Bits 16:29 - this field configures the mem_aux of dpc line buffer memory"]
    #[inline(always)]
    #[must_use]
    pub fn dpc_matrix_mem_aux_ctrl(&mut self) -> DPC_MATRIX_MEM_AUX_CTRL_W<MEM_AUX_CTRL_2_SPEC> {
        DPC_MATRIX_MEM_AUX_CTRL_W::new(self, 16)
    }
}
#[doc = "mem aux control register 2\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`mem_aux_ctrl_2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mem_aux_ctrl_2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct MEM_AUX_CTRL_2_SPEC;
impl crate::RegisterSpec for MEM_AUX_CTRL_2_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mem_aux_ctrl_2::R`](R) reader structure"]
impl crate::Readable for MEM_AUX_CTRL_2_SPEC {}
#[doc = "`write(|w| ..)` method takes [`mem_aux_ctrl_2::W`](W) writer structure"]
impl crate::Writable for MEM_AUX_CTRL_2_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets MEM_AUX_CTRL_2 to value 0x1320_1320"]
impl crate::Resettable for MEM_AUX_CTRL_2_SPEC {
    const RESET_VALUE: u32 = 0x1320_1320;
}