esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164

#[doc = "Register `CORE_TIMEOUT_INT_RAW` reader"]
pub type R = crate::R<CORE_TIMEOUT_INT_RAW_SPEC>;
#[doc = "Register `CORE_TIMEOUT_INT_RAW` writer"]
pub type W = crate::W<CORE_TIMEOUT_INT_RAW_SPEC>;
#[doc = "Field `CORE0_AHB_TIMEOUT_INT_RAW` reader - the raw interrupt status of hp core0 ahb timeout"]
pub type CORE0_AHB_TIMEOUT_INT_RAW_R = crate::BitReader;
#[doc = "Field `CORE0_AHB_TIMEOUT_INT_RAW` writer - the raw interrupt status of hp core0 ahb timeout"]
pub type CORE0_AHB_TIMEOUT_INT_RAW_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CORE1_AHB_TIMEOUT_INT_RAW` reader - the raw interrupt status of hp core1 ahb timeout"]
pub type CORE1_AHB_TIMEOUT_INT_RAW_R = crate::BitReader;
#[doc = "Field `CORE1_AHB_TIMEOUT_INT_RAW` writer - the raw interrupt status of hp core1 ahb timeout"]
pub type CORE1_AHB_TIMEOUT_INT_RAW_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CORE0_IBUS_TIMEOUT_INT_RAW` reader - the raw interrupt status of hp core0 ibus timeout"]
pub type CORE0_IBUS_TIMEOUT_INT_RAW_R = crate::BitReader;
#[doc = "Field `CORE0_IBUS_TIMEOUT_INT_RAW` writer - the raw interrupt status of hp core0 ibus timeout"]
pub type CORE0_IBUS_TIMEOUT_INT_RAW_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CORE1_IBUS_TIMEOUT_INT_RAW` reader - the raw interrupt status of hp core1 ibus timeout"]
pub type CORE1_IBUS_TIMEOUT_INT_RAW_R = crate::BitReader;
#[doc = "Field `CORE1_IBUS_TIMEOUT_INT_RAW` writer - the raw interrupt status of hp core1 ibus timeout"]
pub type CORE1_IBUS_TIMEOUT_INT_RAW_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CORE0_DBUS_TIMEOUT_INT_RAW` reader - the raw interrupt status of hp core0 dbus timeout"]
pub type CORE0_DBUS_TIMEOUT_INT_RAW_R = crate::BitReader;
#[doc = "Field `CORE0_DBUS_TIMEOUT_INT_RAW` writer - the raw interrupt status of hp core0 dbus timeout"]
pub type CORE0_DBUS_TIMEOUT_INT_RAW_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CORE1_DBUS_TIMEOUT_INT_RAW` reader - the raw interrupt status of hp core1 dbus timeout"]
pub type CORE1_DBUS_TIMEOUT_INT_RAW_R = crate::BitReader;
#[doc = "Field `CORE1_DBUS_TIMEOUT_INT_RAW` writer - the raw interrupt status of hp core1 dbus timeout"]
pub type CORE1_DBUS_TIMEOUT_INT_RAW_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - the raw interrupt status of hp core0 ahb timeout"]
    #[inline(always)]
    pub fn core0_ahb_timeout_int_raw(&self) -> CORE0_AHB_TIMEOUT_INT_RAW_R {
        CORE0_AHB_TIMEOUT_INT_RAW_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - the raw interrupt status of hp core1 ahb timeout"]
    #[inline(always)]
    pub fn core1_ahb_timeout_int_raw(&self) -> CORE1_AHB_TIMEOUT_INT_RAW_R {
        CORE1_AHB_TIMEOUT_INT_RAW_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - the raw interrupt status of hp core0 ibus timeout"]
    #[inline(always)]
    pub fn core0_ibus_timeout_int_raw(&self) -> CORE0_IBUS_TIMEOUT_INT_RAW_R {
        CORE0_IBUS_TIMEOUT_INT_RAW_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - the raw interrupt status of hp core1 ibus timeout"]
    #[inline(always)]
    pub fn core1_ibus_timeout_int_raw(&self) -> CORE1_IBUS_TIMEOUT_INT_RAW_R {
        CORE1_IBUS_TIMEOUT_INT_RAW_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - the raw interrupt status of hp core0 dbus timeout"]
    #[inline(always)]
    pub fn core0_dbus_timeout_int_raw(&self) -> CORE0_DBUS_TIMEOUT_INT_RAW_R {
        CORE0_DBUS_TIMEOUT_INT_RAW_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - the raw interrupt status of hp core1 dbus timeout"]
    #[inline(always)]
    pub fn core1_dbus_timeout_int_raw(&self) -> CORE1_DBUS_TIMEOUT_INT_RAW_R {
        CORE1_DBUS_TIMEOUT_INT_RAW_R::new(((self.bits >> 5) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CORE_TIMEOUT_INT_RAW")
            .field(
                "core0_ahb_timeout_int_raw",
                &format_args!("{}", self.core0_ahb_timeout_int_raw().bit()),
            )
            .field(
                "core1_ahb_timeout_int_raw",
                &format_args!("{}", self.core1_ahb_timeout_int_raw().bit()),
            )
            .field(
                "core0_ibus_timeout_int_raw",
                &format_args!("{}", self.core0_ibus_timeout_int_raw().bit()),
            )
            .field(
                "core1_ibus_timeout_int_raw",
                &format_args!("{}", self.core1_ibus_timeout_int_raw().bit()),
            )
            .field(
                "core0_dbus_timeout_int_raw",
                &format_args!("{}", self.core0_dbus_timeout_int_raw().bit()),
            )
            .field(
                "core1_dbus_timeout_int_raw",
                &format_args!("{}", self.core1_dbus_timeout_int_raw().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<CORE_TIMEOUT_INT_RAW_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - the raw interrupt status of hp core0 ahb timeout"]
    #[inline(always)]
    #[must_use]
    pub fn core0_ahb_timeout_int_raw(
        &mut self,
    ) -> CORE0_AHB_TIMEOUT_INT_RAW_W<CORE_TIMEOUT_INT_RAW_SPEC> {
        CORE0_AHB_TIMEOUT_INT_RAW_W::new(self, 0)
    }
    #[doc = "Bit 1 - the raw interrupt status of hp core1 ahb timeout"]
    #[inline(always)]
    #[must_use]
    pub fn core1_ahb_timeout_int_raw(
        &mut self,
    ) -> CORE1_AHB_TIMEOUT_INT_RAW_W<CORE_TIMEOUT_INT_RAW_SPEC> {
        CORE1_AHB_TIMEOUT_INT_RAW_W::new(self, 1)
    }
    #[doc = "Bit 2 - the raw interrupt status of hp core0 ibus timeout"]
    #[inline(always)]
    #[must_use]
    pub fn core0_ibus_timeout_int_raw(
        &mut self,
    ) -> CORE0_IBUS_TIMEOUT_INT_RAW_W<CORE_TIMEOUT_INT_RAW_SPEC> {
        CORE0_IBUS_TIMEOUT_INT_RAW_W::new(self, 2)
    }
    #[doc = "Bit 3 - the raw interrupt status of hp core1 ibus timeout"]
    #[inline(always)]
    #[must_use]
    pub fn core1_ibus_timeout_int_raw(
        &mut self,
    ) -> CORE1_IBUS_TIMEOUT_INT_RAW_W<CORE_TIMEOUT_INT_RAW_SPEC> {
        CORE1_IBUS_TIMEOUT_INT_RAW_W::new(self, 3)
    }
    #[doc = "Bit 4 - the raw interrupt status of hp core0 dbus timeout"]
    #[inline(always)]
    #[must_use]
    pub fn core0_dbus_timeout_int_raw(
        &mut self,
    ) -> CORE0_DBUS_TIMEOUT_INT_RAW_W<CORE_TIMEOUT_INT_RAW_SPEC> {
        CORE0_DBUS_TIMEOUT_INT_RAW_W::new(self, 4)
    }
    #[doc = "Bit 5 - the raw interrupt status of hp core1 dbus timeout"]
    #[inline(always)]
    #[must_use]
    pub fn core1_dbus_timeout_int_raw(
        &mut self,
    ) -> CORE1_DBUS_TIMEOUT_INT_RAW_W<CORE_TIMEOUT_INT_RAW_SPEC> {
        CORE1_DBUS_TIMEOUT_INT_RAW_W::new(self, 5)
    }
}
#[doc = "Hp core bus timeout interrupt raw register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`core_timeout_int_raw::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`core_timeout_int_raw::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CORE_TIMEOUT_INT_RAW_SPEC;
impl crate::RegisterSpec for CORE_TIMEOUT_INT_RAW_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`core_timeout_int_raw::R`](R) reader structure"]
impl crate::Readable for CORE_TIMEOUT_INT_RAW_SPEC {}
#[doc = "`write(|w| ..)` method takes [`core_timeout_int_raw::W`](W) writer structure"]
impl crate::Writable for CORE_TIMEOUT_INT_RAW_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CORE_TIMEOUT_INT_RAW to value 0"]
impl crate::Resettable for CORE_TIMEOUT_INT_RAW_SPEC {
    const RESET_VALUE: u32 = 0;
}