esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105

#[doc = "Register `INTER_AXI_ERR` reader"]
pub type R = crate::R<INTER_AXI_ERR_SPEC>;
#[doc = "Field `INTER_RID_ERR_CNT` reader - AXI read id err cnt"]
pub type INTER_RID_ERR_CNT_R = crate::FieldReader;
#[doc = "Field `INTER_RRESP_ERR_CNT` reader - AXI read resp err cnt"]
pub type INTER_RRESP_ERR_CNT_R = crate::FieldReader;
#[doc = "Field `INTER_WRESP_ERR_CNT` reader - AXI write resp err cnt"]
pub type INTER_WRESP_ERR_CNT_R = crate::FieldReader;
#[doc = "Field `INTER_RD_FIFO_CNT` reader - AXI read cmd fifo remain cmd count"]
pub type INTER_RD_FIFO_CNT_R = crate::FieldReader;
#[doc = "Field `INTER_RD_BAK_FIFO_CNT` reader - AXI read backup cmd fifo remain cmd count"]
pub type INTER_RD_BAK_FIFO_CNT_R = crate::FieldReader;
#[doc = "Field `INTER_WR_FIFO_CNT` reader - AXI write cmd fifo remain cmd count"]
pub type INTER_WR_FIFO_CNT_R = crate::FieldReader;
#[doc = "Field `INTER_WR_BAK_FIFO_CNT` reader - AXI write backup cmd fifo remain cmd count"]
pub type INTER_WR_BAK_FIFO_CNT_R = crate::FieldReader;
impl R {
    #[doc = "Bits 0:3 - AXI read id err cnt"]
    #[inline(always)]
    pub fn inter_rid_err_cnt(&self) -> INTER_RID_ERR_CNT_R {
        INTER_RID_ERR_CNT_R::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bits 4:7 - AXI read resp err cnt"]
    #[inline(always)]
    pub fn inter_rresp_err_cnt(&self) -> INTER_RRESP_ERR_CNT_R {
        INTER_RRESP_ERR_CNT_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    #[doc = "Bits 8:11 - AXI write resp err cnt"]
    #[inline(always)]
    pub fn inter_wresp_err_cnt(&self) -> INTER_WRESP_ERR_CNT_R {
        INTER_WRESP_ERR_CNT_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
    #[doc = "Bits 12:14 - AXI read cmd fifo remain cmd count"]
    #[inline(always)]
    pub fn inter_rd_fifo_cnt(&self) -> INTER_RD_FIFO_CNT_R {
        INTER_RD_FIFO_CNT_R::new(((self.bits >> 12) & 7) as u8)
    }
    #[doc = "Bits 15:18 - AXI read backup cmd fifo remain cmd count"]
    #[inline(always)]
    pub fn inter_rd_bak_fifo_cnt(&self) -> INTER_RD_BAK_FIFO_CNT_R {
        INTER_RD_BAK_FIFO_CNT_R::new(((self.bits >> 15) & 0x0f) as u8)
    }
    #[doc = "Bits 19:21 - AXI write cmd fifo remain cmd count"]
    #[inline(always)]
    pub fn inter_wr_fifo_cnt(&self) -> INTER_WR_FIFO_CNT_R {
        INTER_WR_FIFO_CNT_R::new(((self.bits >> 19) & 7) as u8)
    }
    #[doc = "Bits 22:25 - AXI write backup cmd fifo remain cmd count"]
    #[inline(always)]
    pub fn inter_wr_bak_fifo_cnt(&self) -> INTER_WR_BAK_FIFO_CNT_R {
        INTER_WR_BAK_FIFO_CNT_R::new(((self.bits >> 22) & 0x0f) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INTER_AXI_ERR")
            .field(
                "inter_rid_err_cnt",
                &format_args!("{}", self.inter_rid_err_cnt().bits()),
            )
            .field(
                "inter_rresp_err_cnt",
                &format_args!("{}", self.inter_rresp_err_cnt().bits()),
            )
            .field(
                "inter_wresp_err_cnt",
                &format_args!("{}", self.inter_wresp_err_cnt().bits()),
            )
            .field(
                "inter_rd_fifo_cnt",
                &format_args!("{}", self.inter_rd_fifo_cnt().bits()),
            )
            .field(
                "inter_rd_bak_fifo_cnt",
                &format_args!("{}", self.inter_rd_bak_fifo_cnt().bits()),
            )
            .field(
                "inter_wr_fifo_cnt",
                &format_args!("{}", self.inter_wr_fifo_cnt().bits()),
            )
            .field(
                "inter_wr_bak_fifo_cnt",
                &format_args!("{}", self.inter_wr_bak_fifo_cnt().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<INTER_AXI_ERR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
#[doc = "inter memory axi err register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`inter_axi_err::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INTER_AXI_ERR_SPEC;
impl crate::RegisterSpec for INTER_AXI_ERR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`inter_axi_err::R`](R) reader structure"]
impl crate::Readable for INTER_AXI_ERR_SPEC {}
#[doc = "`reset()` method sets INTER_AXI_ERR to value 0"]
impl crate::Resettable for INTER_AXI_ERR_SPEC {
    const RESET_VALUE: u32 = 0;
}