esp32c61 0.3.2

Peripheral access crate for the ESP32-C61
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

#[doc = "Register `APB2OTP_BLK0_BACKUP4_W5` reader"]
pub type R = crate::R<APB2OTP_BLK0_BACKUP4_W5_SPEC>;
#[doc = "Field `APB2OTP_BLOCK0_BACKUP4_W5` reader - Otp block0 backup4 word5 data."]
pub type APB2OTP_BLOCK0_BACKUP4_W5_R = crate::FieldReader<u32>;
impl R {
    #[doc = "Bits 0:31 - Otp block0 backup4 word5 data."]
    #[inline(always)]
    pub fn apb2otp_block0_backup4_w5(&self) -> APB2OTP_BLOCK0_BACKUP4_W5_R {
        APB2OTP_BLOCK0_BACKUP4_W5_R::new(self.bits)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("APB2OTP_BLK0_BACKUP4_W5")
            .field(
                "apb2otp_block0_backup4_w5",
                &self.apb2otp_block0_backup4_w5(),
            )
            .finish()
    }
}
#[doc = "eFuse apb2otp block0 data register21.\n\nYou can [`read`](crate::Reg::read) this register and get [`apb2otp_blk0_backup4_w5::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct APB2OTP_BLK0_BACKUP4_W5_SPEC;
impl crate::RegisterSpec for APB2OTP_BLK0_BACKUP4_W5_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`apb2otp_blk0_backup4_w5::R`](R) reader structure"]
impl crate::Readable for APB2OTP_BLK0_BACKUP4_W5_SPEC {}
#[doc = "`reset()` method sets APB2OTP_BLK0_BACKUP4_W5 to value 0"]
impl crate::Resettable for APB2OTP_BLK0_BACKUP4_W5_SPEC {}