esp32c61 0.3.0

Peripheral access crate for the ESP32-C61
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163

#[doc = "Register `CACHE_L2_CACHE_CACHESIZE_CONF` reader"]
pub type R = crate::R<CACHE_L2_CACHE_CACHESIZE_CONF_SPEC>;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_256` reader - The field is used to configure cachesize of L2-Cache as 256 bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_256_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_512` reader - The field is used to configure cachesize of L2-Cache as 512 bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_512_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_1K` reader - The field is used to configure cachesize of L2-Cache as 1k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_1K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_2K` reader - The field is used to configure cachesize of L2-Cache as 2k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_2K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_4K` reader - The field is used to configure cachesize of L2-Cache as 4k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_4K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_8K` reader - The field is used to configure cachesize of L2-Cache as 8k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_8K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_16K` reader - The field is used to configure cachesize of L2-Cache as 16k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_16K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_32K` reader - The field is used to configure cachesize of L2-Cache as 32k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_32K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_64K` reader - The field is used to configure cachesize of L2-Cache as 64k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_64K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_128K` reader - The field is used to configure cachesize of L2-Cache as 128k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_128K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_256K` reader - The field is used to configure cachesize of L2-Cache as 256k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_256K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_512K` reader - The field is used to configure cachesize of L2-Cache as 512k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_512K_R = crate::BitReader;
#[doc = "Field `CACHE_L2_CACHE_CACHESIZE_1024K` reader - The field is used to configure cachesize of L2-Cache as 1024k bytes. This field and all other fields within this register is onehot."]
pub type CACHE_L2_CACHE_CACHESIZE_1024K_R = crate::BitReader;
impl R {
    #[doc = "Bit 0 - The field is used to configure cachesize of L2-Cache as 256 bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_256(&self) -> CACHE_L2_CACHE_CACHESIZE_256_R {
        CACHE_L2_CACHE_CACHESIZE_256_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - The field is used to configure cachesize of L2-Cache as 512 bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_512(&self) -> CACHE_L2_CACHE_CACHESIZE_512_R {
        CACHE_L2_CACHE_CACHESIZE_512_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - The field is used to configure cachesize of L2-Cache as 1k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_1k(&self) -> CACHE_L2_CACHE_CACHESIZE_1K_R {
        CACHE_L2_CACHE_CACHESIZE_1K_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - The field is used to configure cachesize of L2-Cache as 2k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_2k(&self) -> CACHE_L2_CACHE_CACHESIZE_2K_R {
        CACHE_L2_CACHE_CACHESIZE_2K_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - The field is used to configure cachesize of L2-Cache as 4k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_4k(&self) -> CACHE_L2_CACHE_CACHESIZE_4K_R {
        CACHE_L2_CACHE_CACHESIZE_4K_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - The field is used to configure cachesize of L2-Cache as 8k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_8k(&self) -> CACHE_L2_CACHE_CACHESIZE_8K_R {
        CACHE_L2_CACHE_CACHESIZE_8K_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - The field is used to configure cachesize of L2-Cache as 16k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_16k(&self) -> CACHE_L2_CACHE_CACHESIZE_16K_R {
        CACHE_L2_CACHE_CACHESIZE_16K_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - The field is used to configure cachesize of L2-Cache as 32k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_32k(&self) -> CACHE_L2_CACHE_CACHESIZE_32K_R {
        CACHE_L2_CACHE_CACHESIZE_32K_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - The field is used to configure cachesize of L2-Cache as 64k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_64k(&self) -> CACHE_L2_CACHE_CACHESIZE_64K_R {
        CACHE_L2_CACHE_CACHESIZE_64K_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - The field is used to configure cachesize of L2-Cache as 128k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_128k(&self) -> CACHE_L2_CACHE_CACHESIZE_128K_R {
        CACHE_L2_CACHE_CACHESIZE_128K_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - The field is used to configure cachesize of L2-Cache as 256k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_256k(&self) -> CACHE_L2_CACHE_CACHESIZE_256K_R {
        CACHE_L2_CACHE_CACHESIZE_256K_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - The field is used to configure cachesize of L2-Cache as 512k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_512k(&self) -> CACHE_L2_CACHE_CACHESIZE_512K_R {
        CACHE_L2_CACHE_CACHESIZE_512K_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - The field is used to configure cachesize of L2-Cache as 1024k bytes. This field and all other fields within this register is onehot."]
    #[inline(always)]
    pub fn cache_l2_cache_cachesize_1024k(&self) -> CACHE_L2_CACHE_CACHESIZE_1024K_R {
        CACHE_L2_CACHE_CACHESIZE_1024K_R::new(((self.bits >> 12) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CACHE_L2_CACHE_CACHESIZE_CONF")
            .field(
                "cache_l2_cache_cachesize_256",
                &self.cache_l2_cache_cachesize_256(),
            )
            .field(
                "cache_l2_cache_cachesize_512",
                &self.cache_l2_cache_cachesize_512(),
            )
            .field(
                "cache_l2_cache_cachesize_1k",
                &self.cache_l2_cache_cachesize_1k(),
            )
            .field(
                "cache_l2_cache_cachesize_2k",
                &self.cache_l2_cache_cachesize_2k(),
            )
            .field(
                "cache_l2_cache_cachesize_4k",
                &self.cache_l2_cache_cachesize_4k(),
            )
            .field(
                "cache_l2_cache_cachesize_8k",
                &self.cache_l2_cache_cachesize_8k(),
            )
            .field(
                "cache_l2_cache_cachesize_16k",
                &self.cache_l2_cache_cachesize_16k(),
            )
            .field(
                "cache_l2_cache_cachesize_32k",
                &self.cache_l2_cache_cachesize_32k(),
            )
            .field(
                "cache_l2_cache_cachesize_64k",
                &self.cache_l2_cache_cachesize_64k(),
            )
            .field(
                "cache_l2_cache_cachesize_128k",
                &self.cache_l2_cache_cachesize_128k(),
            )
            .field(
                "cache_l2_cache_cachesize_256k",
                &self.cache_l2_cache_cachesize_256k(),
            )
            .field(
                "cache_l2_cache_cachesize_512k",
                &self.cache_l2_cache_cachesize_512k(),
            )
            .field(
                "cache_l2_cache_cachesize_1024k",
                &self.cache_l2_cache_cachesize_1024k(),
            )
            .finish()
    }
}
#[doc = "L2 Cache CacheSize mode configure register\n\nYou can [`read`](crate::Reg::read) this register and get [`cache_l2_cache_cachesize_conf::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CACHE_L2_CACHE_CACHESIZE_CONF_SPEC;
impl crate::RegisterSpec for CACHE_L2_CACHE_CACHESIZE_CONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cache_l2_cache_cachesize_conf::R`](R) reader structure"]
impl crate::Readable for CACHE_L2_CACHE_CACHESIZE_CONF_SPEC {}
#[doc = "`reset()` method sets CACHE_L2_CACHE_CACHESIZE_CONF to value 0"]
impl crate::Resettable for CACHE_L2_CACHE_CACHESIZE_CONF_SPEC {}