esp32c6 0.23.2

Peripheral access crate for the ESP32-C6
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135

#[doc = "Register `SLCCONF1` reader"]
pub type R = crate::R<SLCCONF1_SPEC>;
#[doc = "Register `SLCCONF1` writer"]
pub type W = crate::W<SLCCONF1_SPEC>;
#[doc = "Field `SDIO_SDIO_CMD_HOLD_EN` reader - Please initialize to 0, and do not modify it."]
pub type SDIO_SDIO_CMD_HOLD_EN_R = crate::BitReader;
#[doc = "Field `SDIO_SDIO_CMD_HOLD_EN` writer - Please initialize to 0, and do not modify it."]
pub type SDIO_SDIO_CMD_HOLD_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SDIO_SLC0_LEN_AUTO_CLR` reader - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC0_LEN_AUTO_CLR_R = crate::BitReader;
#[doc = "Field `SDIO_SLC0_LEN_AUTO_CLR` writer - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC0_LEN_AUTO_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SDIO_SLC0_TX_STITCH_EN` reader - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC0_TX_STITCH_EN_R = crate::BitReader;
#[doc = "Field `SDIO_SLC0_TX_STITCH_EN` writer - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC0_TX_STITCH_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SDIO_SLC0_RX_STITCH_EN` reader - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC0_RX_STITCH_EN_R = crate::BitReader;
#[doc = "Field `SDIO_SLC0_RX_STITCH_EN` writer - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC0_RX_STITCH_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SDIO_HOST_INT_LEVEL_SEL` reader - Configures the polarity of interrupt to host."]
pub type SDIO_HOST_INT_LEVEL_SEL_R = crate::BitReader;
#[doc = "Field `SDIO_HOST_INT_LEVEL_SEL` writer - Configures the polarity of interrupt to host."]
pub type SDIO_HOST_INT_LEVEL_SEL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SDIO_SLC1_TX_STITCH_EN` reader - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC1_TX_STITCH_EN_R = crate::BitReader;
#[doc = "Field `SDIO_SLC1_TX_STITCH_EN` writer - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC1_TX_STITCH_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SDIO_SLC1_RX_STITCH_EN` reader - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC1_RX_STITCH_EN_R = crate::BitReader;
#[doc = "Field `SDIO_SLC1_RX_STITCH_EN` writer - Please initialize to 0, and do not modify it."]
pub type SDIO_SLC1_RX_STITCH_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 3 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_sdio_cmd_hold_en(&self) -> SDIO_SDIO_CMD_HOLD_EN_R {
        SDIO_SDIO_CMD_HOLD_EN_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc0_len_auto_clr(&self) -> SDIO_SLC0_LEN_AUTO_CLR_R {
        SDIO_SLC0_LEN_AUTO_CLR_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc0_tx_stitch_en(&self) -> SDIO_SLC0_TX_STITCH_EN_R {
        SDIO_SLC0_TX_STITCH_EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc0_rx_stitch_en(&self) -> SDIO_SLC0_RX_STITCH_EN_R {
        SDIO_SLC0_RX_STITCH_EN_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 19 - Configures the polarity of interrupt to host."]
    #[inline(always)]
    pub fn sdio_host_int_level_sel(&self) -> SDIO_HOST_INT_LEVEL_SEL_R {
        SDIO_HOST_INT_LEVEL_SEL_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc1_tx_stitch_en(&self) -> SDIO_SLC1_TX_STITCH_EN_R {
        SDIO_SLC1_TX_STITCH_EN_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc1_rx_stitch_en(&self) -> SDIO_SLC1_RX_STITCH_EN_R {
        SDIO_SLC1_RX_STITCH_EN_R::new(((self.bits >> 21) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SLCCONF1")
            .field("sdio_sdio_cmd_hold_en", &self.sdio_sdio_cmd_hold_en())
            .field("sdio_slc0_len_auto_clr", &self.sdio_slc0_len_auto_clr())
            .field("sdio_slc0_tx_stitch_en", &self.sdio_slc0_tx_stitch_en())
            .field("sdio_slc0_rx_stitch_en", &self.sdio_slc0_rx_stitch_en())
            .field("sdio_host_int_level_sel", &self.sdio_host_int_level_sel())
            .field("sdio_slc1_tx_stitch_en", &self.sdio_slc1_tx_stitch_en())
            .field("sdio_slc1_rx_stitch_en", &self.sdio_slc1_rx_stitch_en())
            .finish()
    }
}
impl W {
    #[doc = "Bit 3 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_sdio_cmd_hold_en(&mut self) -> SDIO_SDIO_CMD_HOLD_EN_W<'_, SLCCONF1_SPEC> {
        SDIO_SDIO_CMD_HOLD_EN_W::new(self, 3)
    }
    #[doc = "Bit 4 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc0_len_auto_clr(&mut self) -> SDIO_SLC0_LEN_AUTO_CLR_W<'_, SLCCONF1_SPEC> {
        SDIO_SLC0_LEN_AUTO_CLR_W::new(self, 4)
    }
    #[doc = "Bit 5 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc0_tx_stitch_en(&mut self) -> SDIO_SLC0_TX_STITCH_EN_W<'_, SLCCONF1_SPEC> {
        SDIO_SLC0_TX_STITCH_EN_W::new(self, 5)
    }
    #[doc = "Bit 6 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc0_rx_stitch_en(&mut self) -> SDIO_SLC0_RX_STITCH_EN_W<'_, SLCCONF1_SPEC> {
        SDIO_SLC0_RX_STITCH_EN_W::new(self, 6)
    }
    #[doc = "Bit 19 - Configures the polarity of interrupt to host."]
    #[inline(always)]
    pub fn sdio_host_int_level_sel(&mut self) -> SDIO_HOST_INT_LEVEL_SEL_W<'_, SLCCONF1_SPEC> {
        SDIO_HOST_INT_LEVEL_SEL_W::new(self, 19)
    }
    #[doc = "Bit 20 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc1_tx_stitch_en(&mut self) -> SDIO_SLC1_TX_STITCH_EN_W<'_, SLCCONF1_SPEC> {
        SDIO_SLC1_TX_STITCH_EN_W::new(self, 20)
    }
    #[doc = "Bit 21 - Please initialize to 0, and do not modify it."]
    #[inline(always)]
    pub fn sdio_slc1_rx_stitch_en(&mut self) -> SDIO_SLC1_RX_STITCH_EN_W<'_, SLCCONF1_SPEC> {
        SDIO_SLC1_RX_STITCH_EN_W::new(self, 21)
    }
}
#[doc = "DMA configuration\n\nYou can [`read`](crate::Reg::read) this register and get [`slcconf1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`slcconf1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SLCCONF1_SPEC;
impl crate::RegisterSpec for SLCCONF1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`slcconf1::R`](R) reader structure"]
impl crate::Readable for SLCCONF1_SPEC {}
#[doc = "`write(|w| ..)` method takes [`slcconf1::W`](W) writer structure"]
impl crate::Writable for SLCCONF1_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets SLCCONF1 to value 0x0030_0078"]
impl crate::Resettable for SLCCONF1_SPEC {
    const RESET_VALUE: u32 = 0x0030_0078;
}