esp32c6 0.23.0

Peripheral access crate for the ESP32-C6
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112

#[doc = "Register `INF_ST` reader"]
pub type R = crate::R<INF_ST_SPEC>;
#[doc = "Register `INF_ST` writer"]
pub type W = crate::W<INF_ST_SPEC>;
#[doc = "Field `SDIO20_MODE` reader - *******Description***********"]
pub type SDIO20_MODE_R = crate::FieldReader;
#[doc = "Field `SDIO_NEG_SAMP` reader - *******Description***********"]
pub type SDIO_NEG_SAMP_R = crate::FieldReader;
#[doc = "Field `SDIO_QUICK_IN` reader - *******Description***********"]
pub type SDIO_QUICK_IN_R = crate::FieldReader;
#[doc = "Field `DLL_ON_SW` reader - dll is controlled by software"]
pub type DLL_ON_SW_R = crate::BitReader;
#[doc = "Field `DLL_ON_SW` writer - dll is controlled by software"]
pub type DLL_ON_SW_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DLL_ON` reader - Software dll on"]
pub type DLL_ON_R = crate::BitReader;
#[doc = "Field `DLL_ON` writer - Software dll on"]
pub type DLL_ON_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CLK_MODE_SW` reader - dll clock mode is controlled by software"]
pub type CLK_MODE_SW_R = crate::BitReader;
#[doc = "Field `CLK_MODE_SW` writer - dll clock mode is controlled by software"]
pub type CLK_MODE_SW_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CLK_MODE` reader - Software set clock mode"]
pub type CLK_MODE_R = crate::FieldReader;
#[doc = "Field `CLK_MODE` writer - Software set clock mode"]
pub type CLK_MODE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
impl R {
    #[doc = "Bits 0:4 - *******Description***********"]
    #[inline(always)]
    pub fn sdio20_mode(&self) -> SDIO20_MODE_R {
        SDIO20_MODE_R::new((self.bits & 0x1f) as u8)
    }
    #[doc = "Bits 5:9 - *******Description***********"]
    #[inline(always)]
    pub fn sdio_neg_samp(&self) -> SDIO_NEG_SAMP_R {
        SDIO_NEG_SAMP_R::new(((self.bits >> 5) & 0x1f) as u8)
    }
    #[doc = "Bits 10:14 - *******Description***********"]
    #[inline(always)]
    pub fn sdio_quick_in(&self) -> SDIO_QUICK_IN_R {
        SDIO_QUICK_IN_R::new(((self.bits >> 10) & 0x1f) as u8)
    }
    #[doc = "Bit 15 - dll is controlled by software"]
    #[inline(always)]
    pub fn dll_on_sw(&self) -> DLL_ON_SW_R {
        DLL_ON_SW_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Software dll on"]
    #[inline(always)]
    pub fn dll_on(&self) -> DLL_ON_R {
        DLL_ON_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - dll clock mode is controlled by software"]
    #[inline(always)]
    pub fn clk_mode_sw(&self) -> CLK_MODE_SW_R {
        CLK_MODE_SW_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bits 18:19 - Software set clock mode"]
    #[inline(always)]
    pub fn clk_mode(&self) -> CLK_MODE_R {
        CLK_MODE_R::new(((self.bits >> 18) & 3) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INF_ST")
            .field("sdio20_mode", &self.sdio20_mode())
            .field("sdio_neg_samp", &self.sdio_neg_samp())
            .field("sdio_quick_in", &self.sdio_quick_in())
            .field("dll_on_sw", &self.dll_on_sw())
            .field("dll_on", &self.dll_on())
            .field("clk_mode_sw", &self.clk_mode_sw())
            .field("clk_mode", &self.clk_mode())
            .finish()
    }
}
impl W {
    #[doc = "Bit 15 - dll is controlled by software"]
    #[inline(always)]
    pub fn dll_on_sw(&mut self) -> DLL_ON_SW_W<'_, INF_ST_SPEC> {
        DLL_ON_SW_W::new(self, 15)
    }
    #[doc = "Bit 16 - Software dll on"]
    #[inline(always)]
    pub fn dll_on(&mut self) -> DLL_ON_W<'_, INF_ST_SPEC> {
        DLL_ON_W::new(self, 16)
    }
    #[doc = "Bit 17 - dll clock mode is controlled by software"]
    #[inline(always)]
    pub fn clk_mode_sw(&mut self) -> CLK_MODE_SW_W<'_, INF_ST_SPEC> {
        CLK_MODE_SW_W::new(self, 17)
    }
    #[doc = "Bits 18:19 - Software set clock mode"]
    #[inline(always)]
    pub fn clk_mode(&mut self) -> CLK_MODE_W<'_, INF_ST_SPEC> {
        CLK_MODE_W::new(self, 18)
    }
}
#[doc = "*******Description***********\n\nYou can [`read`](crate::Reg::read) this register and get [`inf_st::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`inf_st::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INF_ST_SPEC;
impl crate::RegisterSpec for INF_ST_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`inf_st::R`](R) reader structure"]
impl crate::Readable for INF_ST_SPEC {}
#[doc = "`write(|w| ..)` method takes [`inf_st::W`](W) writer structure"]
impl crate::Writable for INF_ST_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets INF_ST to value 0"]
impl crate::Resettable for INF_ST_SPEC {}