esp32c6 0.23.0

Peripheral access crate for the ESP32-C6
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43

#[doc = "Register `DMA_GCK_CFG` reader"]
pub type R = crate::R<DMA_GCK_CFG_SPEC>;
#[doc = "Register `DMA_GCK_CFG` writer"]
pub type W = crate::W<DMA_GCK_CFG_SPEC>;
#[doc = "Field `DMA_GCK_CFG` reader - "]
pub type DMA_GCK_CFG_R = crate::BitReader;
#[doc = "Field `DMA_GCK_CFG` writer - "]
pub type DMA_GCK_CFG_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn dma_gck_cfg(&self) -> DMA_GCK_CFG_R {
        DMA_GCK_CFG_R::new((self.bits & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMA_GCK_CFG")
            .field("dma_gck_cfg", &self.dma_gck_cfg())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn dma_gck_cfg(&mut self) -> DMA_GCK_CFG_W<'_, DMA_GCK_CFG_SPEC> {
        DMA_GCK_CFG_W::new(self, 0)
    }
}
#[doc = "\n\nYou can [`read`](crate::Reg::read) this register and get [`dma_gck_cfg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dma_gck_cfg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DMA_GCK_CFG_SPEC;
impl crate::RegisterSpec for DMA_GCK_CFG_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dma_gck_cfg::R`](R) reader structure"]
impl crate::Readable for DMA_GCK_CFG_SPEC {}
#[doc = "`write(|w| ..)` method takes [`dma_gck_cfg::W`](W) writer structure"]
impl crate::Writable for DMA_GCK_CFG_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets DMA_GCK_CFG to value 0"]
impl crate::Resettable for DMA_GCK_CFG_SPEC {}