esp32c6 0.23.0

Peripheral access crate for the ESP32-C6
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152

#[doc = "Register `L1_CACHE_DATA_MEM_ACS_CONF` reader"]
pub type R = crate::R<L1_CACHE_DATA_MEM_ACS_CONF_SPEC>;
#[doc = "Register `L1_CACHE_DATA_MEM_ACS_CONF` writer"]
pub type W = crate::W<L1_CACHE_DATA_MEM_ACS_CONF_SPEC>;
#[doc = "Field `L1_ICACHE0_DATA_MEM_RD_EN` reader - The bit is used to enable config-bus read L1-ICache0 data memoryory. 0: disable, 1: enable."]
pub type L1_ICACHE0_DATA_MEM_RD_EN_R = crate::BitReader;
#[doc = "Field `L1_ICACHE0_DATA_MEM_WR_EN` reader - The bit is used to enable config-bus write L1-ICache0 data memoryory. 0: disable, 1: enable."]
pub type L1_ICACHE0_DATA_MEM_WR_EN_R = crate::BitReader;
#[doc = "Field `L1_ICACHE1_DATA_MEM_RD_EN` reader - The bit is used to enable config-bus read L1-ICache1 data memoryory. 0: disable, 1: enable."]
pub type L1_ICACHE1_DATA_MEM_RD_EN_R = crate::BitReader;
#[doc = "Field `L1_ICACHE1_DATA_MEM_WR_EN` reader - The bit is used to enable config-bus write L1-ICache1 data memoryory. 0: disable, 1: enable."]
pub type L1_ICACHE1_DATA_MEM_WR_EN_R = crate::BitReader;
#[doc = "Field `L1_ICACHE2_DATA_MEM_RD_EN` reader - Reserved"]
pub type L1_ICACHE2_DATA_MEM_RD_EN_R = crate::BitReader;
#[doc = "Field `L1_ICACHE2_DATA_MEM_WR_EN` reader - Reserved"]
pub type L1_ICACHE2_DATA_MEM_WR_EN_R = crate::BitReader;
#[doc = "Field `L1_ICACHE3_DATA_MEM_RD_EN` reader - Reserved"]
pub type L1_ICACHE3_DATA_MEM_RD_EN_R = crate::BitReader;
#[doc = "Field `L1_ICACHE3_DATA_MEM_WR_EN` reader - Reserved"]
pub type L1_ICACHE3_DATA_MEM_WR_EN_R = crate::BitReader;
#[doc = "Field `L1_CACHE_DATA_MEM_RD_EN` reader - The bit is used to enable config-bus read L1-Cache data memoryory. 0: disable, 1: enable."]
pub type L1_CACHE_DATA_MEM_RD_EN_R = crate::BitReader;
#[doc = "Field `L1_CACHE_DATA_MEM_RD_EN` writer - The bit is used to enable config-bus read L1-Cache data memoryory. 0: disable, 1: enable."]
pub type L1_CACHE_DATA_MEM_RD_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `L1_CACHE_DATA_MEM_WR_EN` reader - The bit is used to enable config-bus write L1-Cache data memoryory. 0: disable, 1: enable."]
pub type L1_CACHE_DATA_MEM_WR_EN_R = crate::BitReader;
#[doc = "Field `L1_CACHE_DATA_MEM_WR_EN` writer - The bit is used to enable config-bus write L1-Cache data memoryory. 0: disable, 1: enable."]
pub type L1_CACHE_DATA_MEM_WR_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - The bit is used to enable config-bus read L1-ICache0 data memoryory. 0: disable, 1: enable."]
    #[inline(always)]
    pub fn l1_icache0_data_mem_rd_en(&self) -> L1_ICACHE0_DATA_MEM_RD_EN_R {
        L1_ICACHE0_DATA_MEM_RD_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - The bit is used to enable config-bus write L1-ICache0 data memoryory. 0: disable, 1: enable."]
    #[inline(always)]
    pub fn l1_icache0_data_mem_wr_en(&self) -> L1_ICACHE0_DATA_MEM_WR_EN_R {
        L1_ICACHE0_DATA_MEM_WR_EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 4 - The bit is used to enable config-bus read L1-ICache1 data memoryory. 0: disable, 1: enable."]
    #[inline(always)]
    pub fn l1_icache1_data_mem_rd_en(&self) -> L1_ICACHE1_DATA_MEM_RD_EN_R {
        L1_ICACHE1_DATA_MEM_RD_EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - The bit is used to enable config-bus write L1-ICache1 data memoryory. 0: disable, 1: enable."]
    #[inline(always)]
    pub fn l1_icache1_data_mem_wr_en(&self) -> L1_ICACHE1_DATA_MEM_WR_EN_R {
        L1_ICACHE1_DATA_MEM_WR_EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 8 - Reserved"]
    #[inline(always)]
    pub fn l1_icache2_data_mem_rd_en(&self) -> L1_ICACHE2_DATA_MEM_RD_EN_R {
        L1_ICACHE2_DATA_MEM_RD_EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Reserved"]
    #[inline(always)]
    pub fn l1_icache2_data_mem_wr_en(&self) -> L1_ICACHE2_DATA_MEM_WR_EN_R {
        L1_ICACHE2_DATA_MEM_WR_EN_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 12 - Reserved"]
    #[inline(always)]
    pub fn l1_icache3_data_mem_rd_en(&self) -> L1_ICACHE3_DATA_MEM_RD_EN_R {
        L1_ICACHE3_DATA_MEM_RD_EN_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Reserved"]
    #[inline(always)]
    pub fn l1_icache3_data_mem_wr_en(&self) -> L1_ICACHE3_DATA_MEM_WR_EN_R {
        L1_ICACHE3_DATA_MEM_WR_EN_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 16 - The bit is used to enable config-bus read L1-Cache data memoryory. 0: disable, 1: enable."]
    #[inline(always)]
    pub fn l1_cache_data_mem_rd_en(&self) -> L1_CACHE_DATA_MEM_RD_EN_R {
        L1_CACHE_DATA_MEM_RD_EN_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - The bit is used to enable config-bus write L1-Cache data memoryory. 0: disable, 1: enable."]
    #[inline(always)]
    pub fn l1_cache_data_mem_wr_en(&self) -> L1_CACHE_DATA_MEM_WR_EN_R {
        L1_CACHE_DATA_MEM_WR_EN_R::new(((self.bits >> 17) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("L1_CACHE_DATA_MEM_ACS_CONF")
            .field(
                "l1_icache0_data_mem_rd_en",
                &self.l1_icache0_data_mem_rd_en(),
            )
            .field(
                "l1_icache0_data_mem_wr_en",
                &self.l1_icache0_data_mem_wr_en(),
            )
            .field(
                "l1_icache1_data_mem_rd_en",
                &self.l1_icache1_data_mem_rd_en(),
            )
            .field(
                "l1_icache1_data_mem_wr_en",
                &self.l1_icache1_data_mem_wr_en(),
            )
            .field(
                "l1_icache2_data_mem_rd_en",
                &self.l1_icache2_data_mem_rd_en(),
            )
            .field(
                "l1_icache2_data_mem_wr_en",
                &self.l1_icache2_data_mem_wr_en(),
            )
            .field(
                "l1_icache3_data_mem_rd_en",
                &self.l1_icache3_data_mem_rd_en(),
            )
            .field(
                "l1_icache3_data_mem_wr_en",
                &self.l1_icache3_data_mem_wr_en(),
            )
            .field("l1_cache_data_mem_rd_en", &self.l1_cache_data_mem_rd_en())
            .field("l1_cache_data_mem_wr_en", &self.l1_cache_data_mem_wr_en())
            .finish()
    }
}
impl W {
    #[doc = "Bit 16 - The bit is used to enable config-bus read L1-Cache data memoryory. 0: disable, 1: enable."]
    #[inline(always)]
    pub fn l1_cache_data_mem_rd_en(
        &mut self,
    ) -> L1_CACHE_DATA_MEM_RD_EN_W<'_, L1_CACHE_DATA_MEM_ACS_CONF_SPEC> {
        L1_CACHE_DATA_MEM_RD_EN_W::new(self, 16)
    }
    #[doc = "Bit 17 - The bit is used to enable config-bus write L1-Cache data memoryory. 0: disable, 1: enable."]
    #[inline(always)]
    pub fn l1_cache_data_mem_wr_en(
        &mut self,
    ) -> L1_CACHE_DATA_MEM_WR_EN_W<'_, L1_CACHE_DATA_MEM_ACS_CONF_SPEC> {
        L1_CACHE_DATA_MEM_WR_EN_W::new(self, 17)
    }
}
#[doc = "Cache data memory access configure register\n\nYou can [`read`](crate::Reg::read) this register and get [`l1_cache_data_mem_acs_conf::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`l1_cache_data_mem_acs_conf::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct L1_CACHE_DATA_MEM_ACS_CONF_SPEC;
impl crate::RegisterSpec for L1_CACHE_DATA_MEM_ACS_CONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`l1_cache_data_mem_acs_conf::R`](R) reader structure"]
impl crate::Readable for L1_CACHE_DATA_MEM_ACS_CONF_SPEC {}
#[doc = "`write(|w| ..)` method takes [`l1_cache_data_mem_acs_conf::W`](W) writer structure"]
impl crate::Writable for L1_CACHE_DATA_MEM_ACS_CONF_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets L1_CACHE_DATA_MEM_ACS_CONF to value 0x0003_3333"]
impl crate::Resettable for L1_CACHE_DATA_MEM_ACS_CONF_SPEC {
    const RESET_VALUE: u32 = 0x0003_3333;
}