esp32c5 0.2.2

Peripheral access crate for the ESP32-C5
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208

#[doc = "Register `INT_ENA_SET` reader"]
pub type R = crate::R<INT_ENA_SET_SPEC>;
#[doc = "Register `INT_ENA_SET` writer"]
pub type W = crate::W<INT_ENA_SET_SPEC>;
#[doc = "Field `RXI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_RXI_INT."]
pub type RXI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `RXI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_RXI_INT."]
pub type RXI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TXI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_TXI_INT."]
pub type TXI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `TXI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_TXI_INT."]
pub type TXI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `EWLI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_EWLI_INT."]
pub type EWLI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `EWLI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_EWLI_INT."]
pub type EWLI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DOI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_DOI_INT."]
pub type DOI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `DOI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_DOI_INT."]
pub type DOI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FCSI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_FCSI_INT."]
pub type FCSI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `FCSI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_FCSI_INT."]
pub type FCSI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ALI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_ALI_INT."]
pub type ALI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `ALI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_ALI_INT."]
pub type ALI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BEI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_BEI_INT."]
pub type BEI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `BEI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_BEI_INT."]
pub type BEI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OFI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_OFI_INT."]
pub type OFI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `OFI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_OFI_INT."]
pub type OFI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RXFI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_RXFI_INT."]
pub type RXFI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `RXFI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_RXFI_INT."]
pub type RXFI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BSI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_BSI_INT."]
pub type BSI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `BSI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_BSI_INT."]
pub type BSI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RBNEI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_RBNEI_INT."]
pub type RBNEI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `RBNEI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_RBNEI_INT."]
pub type RBNEI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TXBHCI_INT_ENA_MASK` reader - Write 1 to enable TWAIFD_TXBHCI_INT."]
pub type TXBHCI_INT_ENA_MASK_R = crate::BitReader;
#[doc = "Field `TXBHCI_INT_ENA_MASK` writer - Write 1 to enable TWAIFD_TXBHCI_INT."]
pub type TXBHCI_INT_ENA_MASK_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Write 1 to enable TWAIFD_RXI_INT."]
    #[inline(always)]
    pub fn rxi_int_ena_mask(&self) -> RXI_INT_ENA_MASK_R {
        RXI_INT_ENA_MASK_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Write 1 to enable TWAIFD_TXI_INT."]
    #[inline(always)]
    pub fn txi_int_ena_mask(&self) -> TXI_INT_ENA_MASK_R {
        TXI_INT_ENA_MASK_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Write 1 to enable TWAIFD_EWLI_INT."]
    #[inline(always)]
    pub fn ewli_int_ena_mask(&self) -> EWLI_INT_ENA_MASK_R {
        EWLI_INT_ENA_MASK_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Write 1 to enable TWAIFD_DOI_INT."]
    #[inline(always)]
    pub fn doi_int_ena_mask(&self) -> DOI_INT_ENA_MASK_R {
        DOI_INT_ENA_MASK_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Write 1 to enable TWAIFD_FCSI_INT."]
    #[inline(always)]
    pub fn fcsi_int_ena_mask(&self) -> FCSI_INT_ENA_MASK_R {
        FCSI_INT_ENA_MASK_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Write 1 to enable TWAIFD_ALI_INT."]
    #[inline(always)]
    pub fn ali_int_ena_mask(&self) -> ALI_INT_ENA_MASK_R {
        ALI_INT_ENA_MASK_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Write 1 to enable TWAIFD_BEI_INT."]
    #[inline(always)]
    pub fn bei_int_ena_mask(&self) -> BEI_INT_ENA_MASK_R {
        BEI_INT_ENA_MASK_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Write 1 to enable TWAIFD_OFI_INT."]
    #[inline(always)]
    pub fn ofi_int_ena_mask(&self) -> OFI_INT_ENA_MASK_R {
        OFI_INT_ENA_MASK_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Write 1 to enable TWAIFD_RXFI_INT."]
    #[inline(always)]
    pub fn rxfi_int_ena_mask(&self) -> RXFI_INT_ENA_MASK_R {
        RXFI_INT_ENA_MASK_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Write 1 to enable TWAIFD_BSI_INT."]
    #[inline(always)]
    pub fn bsi_int_ena_mask(&self) -> BSI_INT_ENA_MASK_R {
        BSI_INT_ENA_MASK_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Write 1 to enable TWAIFD_RBNEI_INT."]
    #[inline(always)]
    pub fn rbnei_int_ena_mask(&self) -> RBNEI_INT_ENA_MASK_R {
        RBNEI_INT_ENA_MASK_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Write 1 to enable TWAIFD_TXBHCI_INT."]
    #[inline(always)]
    pub fn txbhci_int_ena_mask(&self) -> TXBHCI_INT_ENA_MASK_R {
        TXBHCI_INT_ENA_MASK_R::new(((self.bits >> 11) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INT_ENA_SET")
            .field("rxi_int_ena_mask", &self.rxi_int_ena_mask())
            .field("txi_int_ena_mask", &self.txi_int_ena_mask())
            .field("ewli_int_ena_mask", &self.ewli_int_ena_mask())
            .field("doi_int_ena_mask", &self.doi_int_ena_mask())
            .field("fcsi_int_ena_mask", &self.fcsi_int_ena_mask())
            .field("ali_int_ena_mask", &self.ali_int_ena_mask())
            .field("bei_int_ena_mask", &self.bei_int_ena_mask())
            .field("ofi_int_ena_mask", &self.ofi_int_ena_mask())
            .field("rxfi_int_ena_mask", &self.rxfi_int_ena_mask())
            .field("bsi_int_ena_mask", &self.bsi_int_ena_mask())
            .field("rbnei_int_ena_mask", &self.rbnei_int_ena_mask())
            .field("txbhci_int_ena_mask", &self.txbhci_int_ena_mask())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Write 1 to enable TWAIFD_RXI_INT."]
    #[inline(always)]
    pub fn rxi_int_ena_mask(&mut self) -> RXI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        RXI_INT_ENA_MASK_W::new(self, 0)
    }
    #[doc = "Bit 1 - Write 1 to enable TWAIFD_TXI_INT."]
    #[inline(always)]
    pub fn txi_int_ena_mask(&mut self) -> TXI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        TXI_INT_ENA_MASK_W::new(self, 1)
    }
    #[doc = "Bit 2 - Write 1 to enable TWAIFD_EWLI_INT."]
    #[inline(always)]
    pub fn ewli_int_ena_mask(&mut self) -> EWLI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        EWLI_INT_ENA_MASK_W::new(self, 2)
    }
    #[doc = "Bit 3 - Write 1 to enable TWAIFD_DOI_INT."]
    #[inline(always)]
    pub fn doi_int_ena_mask(&mut self) -> DOI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        DOI_INT_ENA_MASK_W::new(self, 3)
    }
    #[doc = "Bit 4 - Write 1 to enable TWAIFD_FCSI_INT."]
    #[inline(always)]
    pub fn fcsi_int_ena_mask(&mut self) -> FCSI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        FCSI_INT_ENA_MASK_W::new(self, 4)
    }
    #[doc = "Bit 5 - Write 1 to enable TWAIFD_ALI_INT."]
    #[inline(always)]
    pub fn ali_int_ena_mask(&mut self) -> ALI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        ALI_INT_ENA_MASK_W::new(self, 5)
    }
    #[doc = "Bit 6 - Write 1 to enable TWAIFD_BEI_INT."]
    #[inline(always)]
    pub fn bei_int_ena_mask(&mut self) -> BEI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        BEI_INT_ENA_MASK_W::new(self, 6)
    }
    #[doc = "Bit 7 - Write 1 to enable TWAIFD_OFI_INT."]
    #[inline(always)]
    pub fn ofi_int_ena_mask(&mut self) -> OFI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        OFI_INT_ENA_MASK_W::new(self, 7)
    }
    #[doc = "Bit 8 - Write 1 to enable TWAIFD_RXFI_INT."]
    #[inline(always)]
    pub fn rxfi_int_ena_mask(&mut self) -> RXFI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        RXFI_INT_ENA_MASK_W::new(self, 8)
    }
    #[doc = "Bit 9 - Write 1 to enable TWAIFD_BSI_INT."]
    #[inline(always)]
    pub fn bsi_int_ena_mask(&mut self) -> BSI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        BSI_INT_ENA_MASK_W::new(self, 9)
    }
    #[doc = "Bit 10 - Write 1 to enable TWAIFD_RBNEI_INT."]
    #[inline(always)]
    pub fn rbnei_int_ena_mask(&mut self) -> RBNEI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        RBNEI_INT_ENA_MASK_W::new(self, 10)
    }
    #[doc = "Bit 11 - Write 1 to enable TWAIFD_TXBHCI_INT."]
    #[inline(always)]
    pub fn txbhci_int_ena_mask(&mut self) -> TXBHCI_INT_ENA_MASK_W<'_, INT_ENA_SET_SPEC> {
        TXBHCI_INT_ENA_MASK_W::new(self, 11)
    }
}
#[doc = "TWAI FD interrupt enable register\n\nYou can [`read`](crate::Reg::read) this register and get [`int_ena_set::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`int_ena_set::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INT_ENA_SET_SPEC;
impl crate::RegisterSpec for INT_ENA_SET_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`int_ena_set::R`](R) reader structure"]
impl crate::Readable for INT_ENA_SET_SPEC {}
#[doc = "`write(|w| ..)` method takes [`int_ena_set::W`](W) writer structure"]
impl crate::Writable for INT_ENA_SET_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets INT_ENA_SET to value 0"]
impl crate::Resettable for INT_ENA_SET_SPEC {}