esp32c5 0.2.2

Peripheral access crate for the ESP32-C5
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36

#[doc = "Register `RX_ST0` reader"]
pub type R = crate::R<RX_ST0_SPEC>;
#[doc = "Field `RX_CNT` reader - Indicates the cycle number of reading Rx FIFO."]
pub type RX_CNT_R = crate::FieldReader;
#[doc = "Field `RX_FIFO_WR_BIT_CNT` reader - Indicates the current written bit number into Rx FIFO."]
pub type RX_FIFO_WR_BIT_CNT_R = crate::FieldReader<u32>;
impl R {
    #[doc = "Bits 8:12 - Indicates the cycle number of reading Rx FIFO."]
    #[inline(always)]
    pub fn rx_cnt(&self) -> RX_CNT_R {
        RX_CNT_R::new(((self.bits >> 8) & 0x1f) as u8)
    }
    #[doc = "Bits 13:31 - Indicates the current written bit number into Rx FIFO."]
    #[inline(always)]
    pub fn rx_fifo_wr_bit_cnt(&self) -> RX_FIFO_WR_BIT_CNT_R {
        RX_FIFO_WR_BIT_CNT_R::new((self.bits >> 13) & 0x0007_ffff)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RX_ST0")
            .field("rx_cnt", &self.rx_cnt())
            .field("rx_fifo_wr_bit_cnt", &self.rx_fifo_wr_bit_cnt())
            .finish()
    }
}
#[doc = "Parallel IO RX status register0\n\nYou can [`read`](crate::Reg::read) this register and get [`rx_st0::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RX_ST0_SPEC;
impl crate::RegisterSpec for RX_ST0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`rx_st0::R`](R) reader structure"]
impl crate::Readable for RX_ST0_SPEC {}
#[doc = "`reset()` method sets RX_ST0 to value 0"]
impl crate::Resettable for RX_ST0_SPEC {}