esp32c5 0.2.1

Peripheral access crate for the ESP32-C5
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

#[doc = "Register `M0_MODE_CTRL` reader"]
pub type R = crate::R<M0_MODE_CTRL_SPEC>;
#[doc = "Register `M0_MODE_CTRL` writer"]
pub type W = crate::W<M0_MODE_CTRL_SPEC>;
#[doc = "Field `M0_MODE` reader - Configures M0 security level mode.\\\\ 0: tee_mode \\\\ 1: ree_mode0 \\\\ 2: ree_mode1 \\\\ 3: ree_mode2 \\\\"]
pub type M0_MODE_R = crate::FieldReader;
#[doc = "Field `M0_MODE` writer - Configures M0 security level mode.\\\\ 0: tee_mode \\\\ 1: ree_mode0 \\\\ 2: ree_mode1 \\\\ 3: ree_mode2 \\\\"]
pub type M0_MODE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `M0_LOCK` reader - Set 1 to lock m0 tee configuration"]
pub type M0_LOCK_R = crate::BitReader;
#[doc = "Field `M0_LOCK` writer - Set 1 to lock m0 tee configuration"]
pub type M0_LOCK_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bits 0:1 - Configures M0 security level mode.\\\\ 0: tee_mode \\\\ 1: ree_mode0 \\\\ 2: ree_mode1 \\\\ 3: ree_mode2 \\\\"]
    #[inline(always)]
    pub fn m0_mode(&self) -> M0_MODE_R {
        M0_MODE_R::new((self.bits & 3) as u8)
    }
    #[doc = "Bit 2 - Set 1 to lock m0 tee configuration"]
    #[inline(always)]
    pub fn m0_lock(&self) -> M0_LOCK_R {
        M0_LOCK_R::new(((self.bits >> 2) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("M0_MODE_CTRL")
            .field("m0_mode", &self.m0_mode())
            .field("m0_lock", &self.m0_lock())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:1 - Configures M0 security level mode.\\\\ 0: tee_mode \\\\ 1: ree_mode0 \\\\ 2: ree_mode1 \\\\ 3: ree_mode2 \\\\"]
    #[inline(always)]
    pub fn m0_mode(&mut self) -> M0_MODE_W<'_, M0_MODE_CTRL_SPEC> {
        M0_MODE_W::new(self, 0)
    }
    #[doc = "Bit 2 - Set 1 to lock m0 tee configuration"]
    #[inline(always)]
    pub fn m0_lock(&mut self) -> M0_LOCK_W<'_, M0_MODE_CTRL_SPEC> {
        M0_LOCK_W::new(self, 2)
    }
}
#[doc = "TEE mode control register\n\nYou can [`read`](crate::Reg::read) this register and get [`m0_mode_ctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`m0_mode_ctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct M0_MODE_CTRL_SPEC;
impl crate::RegisterSpec for M0_MODE_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`m0_mode_ctrl::R`](R) reader structure"]
impl crate::Readable for M0_MODE_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`m0_mode_ctrl::W`](W) writer structure"]
impl crate::Writable for M0_MODE_CTRL_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets M0_MODE_CTRL to value 0x03"]
impl crate::Resettable for M0_MODE_CTRL_SPEC {
    const RESET_VALUE: u32 = 0x03;
}