esp32c5 0.2.0

Peripheral access crate for the ESP32-C5
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109

#[doc = "Register `INTR_CLR` writer"]
pub type W = crate::W<INTR_CLR_SPEC>;
#[doc = "Field `AREA_DRAM0_0_RD_CLR` writer - Write 1 to clear the interrupt for read operations in region 0 by Data bus."]
pub type AREA_DRAM0_0_RD_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_DRAM0_0_WR_CLR` writer - Write 1 to clear the interrupt for write operations in region 0 by Data bus."]
pub type AREA_DRAM0_0_WR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_DRAM0_1_RD_CLR` writer - Write 1 to clear the interrupt for read operations in region 1 by Data bus."]
pub type AREA_DRAM0_1_RD_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_DRAM0_1_WR_CLR` writer - Write 1 to clear the interrupt for write operations in region 1 by Data bus."]
pub type AREA_DRAM0_1_WR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_PIF_0_RD_CLR` writer - Write 1 to clear the interrupt for read operations in region 0 by Peripheral bus."]
pub type AREA_PIF_0_RD_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_PIF_0_WR_CLR` writer - Write 1 to clear the interrupt for write operations in region 0 by Peripheral bus."]
pub type AREA_PIF_0_WR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_PIF_1_RD_CLR` writer - Write 1 to clear the interrupt for read operations in region 1 by Peripheral bus."]
pub type AREA_PIF_1_RD_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_PIF_1_WR_CLR` writer - Write 1 to clear the interrupt for write operations in region 1 by Peripheral bus."]
pub type AREA_PIF_1_WR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SP_SPILL_MIN_CLR` writer - Write 1 to clear the interrupt for SP exceeding the lower bound address of SP monitored region."]
pub type SP_SPILL_MIN_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SP_SPILL_MAX_CLR` writer - Write 1 to clear the interrupt for SP exceeding the upper bound address of SP monitored region."]
pub type SP_SPILL_MAX_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IRAM0_EXCEPTION_MONITOR_CLR` writer - IBUS busy monitor interrupt clr"]
pub type IRAM0_EXCEPTION_MONITOR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DRAM0_EXCEPTION_MONITOR_CLR` writer - DBUS busy monitor interrupt clr"]
pub type DRAM0_EXCEPTION_MONITOR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<INTR_CLR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    #[doc = "Bit 0 - Write 1 to clear the interrupt for read operations in region 0 by Data bus."]
    #[inline(always)]
    pub fn area_dram0_0_rd_clr(&mut self) -> AREA_DRAM0_0_RD_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_DRAM0_0_RD_CLR_W::new(self, 0)
    }
    #[doc = "Bit 1 - Write 1 to clear the interrupt for write operations in region 0 by Data bus."]
    #[inline(always)]
    pub fn area_dram0_0_wr_clr(&mut self) -> AREA_DRAM0_0_WR_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_DRAM0_0_WR_CLR_W::new(self, 1)
    }
    #[doc = "Bit 2 - Write 1 to clear the interrupt for read operations in region 1 by Data bus."]
    #[inline(always)]
    pub fn area_dram0_1_rd_clr(&mut self) -> AREA_DRAM0_1_RD_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_DRAM0_1_RD_CLR_W::new(self, 2)
    }
    #[doc = "Bit 3 - Write 1 to clear the interrupt for write operations in region 1 by Data bus."]
    #[inline(always)]
    pub fn area_dram0_1_wr_clr(&mut self) -> AREA_DRAM0_1_WR_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_DRAM0_1_WR_CLR_W::new(self, 3)
    }
    #[doc = "Bit 4 - Write 1 to clear the interrupt for read operations in region 0 by Peripheral bus."]
    #[inline(always)]
    pub fn area_pif_0_rd_clr(&mut self) -> AREA_PIF_0_RD_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_PIF_0_RD_CLR_W::new(self, 4)
    }
    #[doc = "Bit 5 - Write 1 to clear the interrupt for write operations in region 0 by Peripheral bus."]
    #[inline(always)]
    pub fn area_pif_0_wr_clr(&mut self) -> AREA_PIF_0_WR_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_PIF_0_WR_CLR_W::new(self, 5)
    }
    #[doc = "Bit 6 - Write 1 to clear the interrupt for read operations in region 1 by Peripheral bus."]
    #[inline(always)]
    pub fn area_pif_1_rd_clr(&mut self) -> AREA_PIF_1_RD_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_PIF_1_RD_CLR_W::new(self, 6)
    }
    #[doc = "Bit 7 - Write 1 to clear the interrupt for write operations in region 1 by Peripheral bus."]
    #[inline(always)]
    pub fn area_pif_1_wr_clr(&mut self) -> AREA_PIF_1_WR_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_PIF_1_WR_CLR_W::new(self, 7)
    }
    #[doc = "Bit 8 - Write 1 to clear the interrupt for SP exceeding the lower bound address of SP monitored region."]
    #[inline(always)]
    pub fn sp_spill_min_clr(&mut self) -> SP_SPILL_MIN_CLR_W<'_, INTR_CLR_SPEC> {
        SP_SPILL_MIN_CLR_W::new(self, 8)
    }
    #[doc = "Bit 9 - Write 1 to clear the interrupt for SP exceeding the upper bound address of SP monitored region."]
    #[inline(always)]
    pub fn sp_spill_max_clr(&mut self) -> SP_SPILL_MAX_CLR_W<'_, INTR_CLR_SPEC> {
        SP_SPILL_MAX_CLR_W::new(self, 9)
    }
    #[doc = "Bit 10 - IBUS busy monitor interrupt clr"]
    #[inline(always)]
    pub fn iram0_exception_monitor_clr(
        &mut self,
    ) -> IRAM0_EXCEPTION_MONITOR_CLR_W<'_, INTR_CLR_SPEC> {
        IRAM0_EXCEPTION_MONITOR_CLR_W::new(self, 10)
    }
    #[doc = "Bit 11 - DBUS busy monitor interrupt clr"]
    #[inline(always)]
    pub fn dram0_exception_monitor_clr(
        &mut self,
    ) -> DRAM0_EXCEPTION_MONITOR_CLR_W<'_, INTR_CLR_SPEC> {
        DRAM0_EXCEPTION_MONITOR_CLR_W::new(self, 11)
    }
}
#[doc = "core0 monitor interrupt clear register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`intr_clr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INTR_CLR_SPEC;
impl crate::RegisterSpec for INTR_CLR_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`intr_clr::W`](W) writer structure"]
impl crate::Writable for INTR_CLR_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets INTR_CLR to value 0"]
impl crate::Resettable for INTR_CLR_SPEC {}