Module esp32c3::spi1

source ·
Expand description

SPI (Serial Peripheral Interface) Controller 1

Modules§

  • addr
    SPI1 address register
  • cache_fctrl
    SPI1 bit mode control register.
  • clock
    SPI1 clock division control register.
  • clock_gate
    SPI1 clk_gate register
  • cmd
    SPI1 memory command register
  • ctrl
    SPI1 control register.
  • ctrl1
    SPI1 control1 register.
  • ctrl2
    SPI1 control2 register.
  • date
    Version control register
  • flash_sus_cmd
    SPI1 flash suspend command register
  • flash_sus_ctrl
    SPI1 flash suspend control register
  • flash_waiti_ctrl
    SPI1 wait idle control register
  • int_clr
    SPI1 interrupt clear register
  • int_ena
    SPI1 interrupt enable register
  • int_raw
    SPI1 interrupt raw register
  • int_st
    SPI1 interrupt status register
  • misc
    SPI1 misc register
  • miso_dlen
    SPI1 receive data bit length control register.
  • mosi_dlen
    SPI1 send data bit length control register.
  • rd_status
    SPI1 status register.
  • sus_status
    SPI1 flash suspend status register
  • timing_cali
    SPI1 timing control register
  • tx_crc
    SPI1 TX CRC data register.
  • user
    SPI1 user register.
  • user1
    SPI1 user1 register.
  • user2
    SPI1 user2 register.
  • w0
    SPI1 memory data buffer0
  • w1
    SPI1 memory data buffer1
  • w2
    SPI1 memory data buffer2
  • w3
    SPI1 memory data buffer3
  • w4
    SPI1 memory data buffer4
  • w5
    SPI1 memory data buffer5
  • w6
    SPI1 memory data buffer6
  • w7
    SPI1 memory data buffer7
  • w8
    SPI1 memory data buffer8
  • w9
    SPI1 memory data buffer9
  • w10
    SPI1 memory data buffer10
  • w11
    SPI1 memory data buffer11
  • w12
    SPI1 memory data buffer12
  • w13
    SPI1 memory data buffer13
  • w14
    SPI1 memory data buffer14
  • w15
    SPI1 memory data buffer15

Structs§

Type Aliases§

  • ADDR
    ADDR (rw) register accessor: SPI1 address register
  • CACHE_FCTRL
    CACHE_FCTRL (rw) register accessor: SPI1 bit mode control register.
  • CLOCK
    CLOCK (rw) register accessor: SPI1 clock division control register.
  • CLOCK_GATE
    CLOCK_GATE (rw) register accessor: SPI1 clk_gate register
  • CMD
    CMD (rw) register accessor: SPI1 memory command register
  • CTRL
    CTRL (rw) register accessor: SPI1 control register.
  • CTRL1
    CTRL1 (rw) register accessor: SPI1 control1 register.
  • CTRL2
    CTRL2 (w) register accessor: SPI1 control2 register.
  • DATE
    DATE (rw) register accessor: Version control register
  • FLASH_SUS_CMD
    FLASH_SUS_CMD (rw) register accessor: SPI1 flash suspend command register
  • FLASH_SUS_CTRL
    FLASH_SUS_CTRL (rw) register accessor: SPI1 flash suspend control register
  • FLASH_WAITI_CTRL
    FLASH_WAITI_CTRL (rw) register accessor: SPI1 wait idle control register
  • INT_CLR
    INT_CLR (w) register accessor: SPI1 interrupt clear register
  • INT_ENA
    INT_ENA (rw) register accessor: SPI1 interrupt enable register
  • INT_RAW
    INT_RAW (rw) register accessor: SPI1 interrupt raw register
  • INT_ST
    INT_ST (r) register accessor: SPI1 interrupt status register
  • MISC
    MISC (rw) register accessor: SPI1 misc register
  • MISO_DLEN
    MISO_DLEN (rw) register accessor: SPI1 receive data bit length control register.
  • MOSI_DLEN
    MOSI_DLEN (rw) register accessor: SPI1 send data bit length control register.
  • RD_STATUS
    RD_STATUS (rw) register accessor: SPI1 status register.
  • SUS_STATUS
    SUS_STATUS (rw) register accessor: SPI1 flash suspend status register
  • TIMING_CALI
    TIMING_CALI (rw) register accessor: SPI1 timing control register
  • TX_CRC
    TX_CRC (r) register accessor: SPI1 TX CRC data register.
  • USER
    USER (rw) register accessor: SPI1 user register.
  • USER1
    USER1 (rw) register accessor: SPI1 user1 register.
  • USER2
    USER2 (rw) register accessor: SPI1 user2 register.
  • W0
    W0 (rw) register accessor: SPI1 memory data buffer0
  • W1
    W1 (rw) register accessor: SPI1 memory data buffer1
  • W2
    W2 (rw) register accessor: SPI1 memory data buffer2
  • W3
    W3 (rw) register accessor: SPI1 memory data buffer3
  • W4
    W4 (rw) register accessor: SPI1 memory data buffer4
  • W5
    W5 (rw) register accessor: SPI1 memory data buffer5
  • W6
    W6 (rw) register accessor: SPI1 memory data buffer6
  • W7
    W7 (rw) register accessor: SPI1 memory data buffer7
  • W8
    W8 (rw) register accessor: SPI1 memory data buffer8
  • W9
    W9 (rw) register accessor: SPI1 memory data buffer9
  • W10
    W10 (rw) register accessor: SPI1 memory data buffer10
  • W11
    W11 (rw) register accessor: SPI1 memory data buffer11
  • W12
    W12 (rw) register accessor: SPI1 memory data buffer12
  • W13
    W13 (rw) register accessor: SPI1 memory data buffer13
  • W14
    W14 (rw) register accessor: SPI1 memory data buffer14
  • W15
    W15 (rw) register accessor: SPI1 memory data buffer15