esp32c3 0.32.2

Peripheral access crate for the ESP32-C3
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218

#[doc = "Register `INTR_CLR` reader"]
pub type R = crate::R<INTR_CLR_SPEC>;
#[doc = "Register `INTR_CLR` writer"]
pub type W = crate::W<INTR_CLR_SPEC>;
#[doc = "Field `AREA_DRAM0_0_RD_CLR` reader - reg_core_0_area_dram0_0_rd_clr"]
pub type AREA_DRAM0_0_RD_CLR_R = crate::BitReader;
#[doc = "Field `AREA_DRAM0_0_RD_CLR` writer - reg_core_0_area_dram0_0_rd_clr"]
pub type AREA_DRAM0_0_RD_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_DRAM0_0_WR_CLR` reader - reg_core_0_area_dram0_0_wr_clr"]
pub type AREA_DRAM0_0_WR_CLR_R = crate::BitReader;
#[doc = "Field `AREA_DRAM0_0_WR_CLR` writer - reg_core_0_area_dram0_0_wr_clr"]
pub type AREA_DRAM0_0_WR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_DRAM0_1_RD_CLR` reader - reg_core_0_area_dram0_1_rd_clr"]
pub type AREA_DRAM0_1_RD_CLR_R = crate::BitReader;
#[doc = "Field `AREA_DRAM0_1_RD_CLR` writer - reg_core_0_area_dram0_1_rd_clr"]
pub type AREA_DRAM0_1_RD_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_DRAM0_1_WR_CLR` reader - reg_core_0_area_dram0_1_wr_clr"]
pub type AREA_DRAM0_1_WR_CLR_R = crate::BitReader;
#[doc = "Field `AREA_DRAM0_1_WR_CLR` writer - reg_core_0_area_dram0_1_wr_clr"]
pub type AREA_DRAM0_1_WR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_PIF_0_RD_CLR` reader - reg_core_0_area_pif_0_rd_clr"]
pub type AREA_PIF_0_RD_CLR_R = crate::BitReader;
#[doc = "Field `AREA_PIF_0_RD_CLR` writer - reg_core_0_area_pif_0_rd_clr"]
pub type AREA_PIF_0_RD_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_PIF_0_WR_CLR` reader - reg_core_0_area_pif_0_wr_clr"]
pub type AREA_PIF_0_WR_CLR_R = crate::BitReader;
#[doc = "Field `AREA_PIF_0_WR_CLR` writer - reg_core_0_area_pif_0_wr_clr"]
pub type AREA_PIF_0_WR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_PIF_1_RD_CLR` reader - reg_core_0_area_pif_1_rd_clr"]
pub type AREA_PIF_1_RD_CLR_R = crate::BitReader;
#[doc = "Field `AREA_PIF_1_RD_CLR` writer - reg_core_0_area_pif_1_rd_clr"]
pub type AREA_PIF_1_RD_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AREA_PIF_1_WR_CLR` reader - reg_core_0_area_pif_1_wr_clr"]
pub type AREA_PIF_1_WR_CLR_R = crate::BitReader;
#[doc = "Field `AREA_PIF_1_WR_CLR` writer - reg_core_0_area_pif_1_wr_clr"]
pub type AREA_PIF_1_WR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SP_SPILL_MIN_CLR` reader - reg_core_0_sp_spill_min_clr"]
pub type SP_SPILL_MIN_CLR_R = crate::BitReader;
#[doc = "Field `SP_SPILL_MIN_CLR` writer - reg_core_0_sp_spill_min_clr"]
pub type SP_SPILL_MIN_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SP_SPILL_MAX_CLR` reader - reg_core_0_sp_spill_max_clr"]
pub type SP_SPILL_MAX_CLR_R = crate::BitReader;
#[doc = "Field `SP_SPILL_MAX_CLR` writer - reg_core_0_sp_spill_max_clr"]
pub type SP_SPILL_MAX_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IRAM0_EXCEPTION_MONITOR_CLR` reader - reg_core_0_iram0_exception_monitor_clr"]
pub type IRAM0_EXCEPTION_MONITOR_CLR_R = crate::BitReader;
#[doc = "Field `IRAM0_EXCEPTION_MONITOR_CLR` writer - reg_core_0_iram0_exception_monitor_clr"]
pub type IRAM0_EXCEPTION_MONITOR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DRAM0_EXCEPTION_MONITOR_CLR` reader - reg_core_0_dram0_exception_monitor_clr"]
pub type DRAM0_EXCEPTION_MONITOR_CLR_R = crate::BitReader;
#[doc = "Field `DRAM0_EXCEPTION_MONITOR_CLR` writer - reg_core_0_dram0_exception_monitor_clr"]
pub type DRAM0_EXCEPTION_MONITOR_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - reg_core_0_area_dram0_0_rd_clr"]
    #[inline(always)]
    pub fn area_dram0_0_rd_clr(&self) -> AREA_DRAM0_0_RD_CLR_R {
        AREA_DRAM0_0_RD_CLR_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - reg_core_0_area_dram0_0_wr_clr"]
    #[inline(always)]
    pub fn area_dram0_0_wr_clr(&self) -> AREA_DRAM0_0_WR_CLR_R {
        AREA_DRAM0_0_WR_CLR_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - reg_core_0_area_dram0_1_rd_clr"]
    #[inline(always)]
    pub fn area_dram0_1_rd_clr(&self) -> AREA_DRAM0_1_RD_CLR_R {
        AREA_DRAM0_1_RD_CLR_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - reg_core_0_area_dram0_1_wr_clr"]
    #[inline(always)]
    pub fn area_dram0_1_wr_clr(&self) -> AREA_DRAM0_1_WR_CLR_R {
        AREA_DRAM0_1_WR_CLR_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - reg_core_0_area_pif_0_rd_clr"]
    #[inline(always)]
    pub fn area_pif_0_rd_clr(&self) -> AREA_PIF_0_RD_CLR_R {
        AREA_PIF_0_RD_CLR_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - reg_core_0_area_pif_0_wr_clr"]
    #[inline(always)]
    pub fn area_pif_0_wr_clr(&self) -> AREA_PIF_0_WR_CLR_R {
        AREA_PIF_0_WR_CLR_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - reg_core_0_area_pif_1_rd_clr"]
    #[inline(always)]
    pub fn area_pif_1_rd_clr(&self) -> AREA_PIF_1_RD_CLR_R {
        AREA_PIF_1_RD_CLR_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - reg_core_0_area_pif_1_wr_clr"]
    #[inline(always)]
    pub fn area_pif_1_wr_clr(&self) -> AREA_PIF_1_WR_CLR_R {
        AREA_PIF_1_WR_CLR_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - reg_core_0_sp_spill_min_clr"]
    #[inline(always)]
    pub fn sp_spill_min_clr(&self) -> SP_SPILL_MIN_CLR_R {
        SP_SPILL_MIN_CLR_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - reg_core_0_sp_spill_max_clr"]
    #[inline(always)]
    pub fn sp_spill_max_clr(&self) -> SP_SPILL_MAX_CLR_R {
        SP_SPILL_MAX_CLR_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - reg_core_0_iram0_exception_monitor_clr"]
    #[inline(always)]
    pub fn iram0_exception_monitor_clr(&self) -> IRAM0_EXCEPTION_MONITOR_CLR_R {
        IRAM0_EXCEPTION_MONITOR_CLR_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - reg_core_0_dram0_exception_monitor_clr"]
    #[inline(always)]
    pub fn dram0_exception_monitor_clr(&self) -> DRAM0_EXCEPTION_MONITOR_CLR_R {
        DRAM0_EXCEPTION_MONITOR_CLR_R::new(((self.bits >> 11) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INTR_CLR")
            .field("area_dram0_0_rd_clr", &self.area_dram0_0_rd_clr())
            .field("area_dram0_0_wr_clr", &self.area_dram0_0_wr_clr())
            .field("area_dram0_1_rd_clr", &self.area_dram0_1_rd_clr())
            .field("area_dram0_1_wr_clr", &self.area_dram0_1_wr_clr())
            .field("area_pif_0_rd_clr", &self.area_pif_0_rd_clr())
            .field("area_pif_0_wr_clr", &self.area_pif_0_wr_clr())
            .field("area_pif_1_rd_clr", &self.area_pif_1_rd_clr())
            .field("area_pif_1_wr_clr", &self.area_pif_1_wr_clr())
            .field("sp_spill_min_clr", &self.sp_spill_min_clr())
            .field("sp_spill_max_clr", &self.sp_spill_max_clr())
            .field(
                "iram0_exception_monitor_clr",
                &self.iram0_exception_monitor_clr(),
            )
            .field(
                "dram0_exception_monitor_clr",
                &self.dram0_exception_monitor_clr(),
            )
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - reg_core_0_area_dram0_0_rd_clr"]
    #[inline(always)]
    pub fn area_dram0_0_rd_clr(&mut self) -> AREA_DRAM0_0_RD_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_DRAM0_0_RD_CLR_W::new(self, 0)
    }
    #[doc = "Bit 1 - reg_core_0_area_dram0_0_wr_clr"]
    #[inline(always)]
    pub fn area_dram0_0_wr_clr(&mut self) -> AREA_DRAM0_0_WR_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_DRAM0_0_WR_CLR_W::new(self, 1)
    }
    #[doc = "Bit 2 - reg_core_0_area_dram0_1_rd_clr"]
    #[inline(always)]
    pub fn area_dram0_1_rd_clr(&mut self) -> AREA_DRAM0_1_RD_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_DRAM0_1_RD_CLR_W::new(self, 2)
    }
    #[doc = "Bit 3 - reg_core_0_area_dram0_1_wr_clr"]
    #[inline(always)]
    pub fn area_dram0_1_wr_clr(&mut self) -> AREA_DRAM0_1_WR_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_DRAM0_1_WR_CLR_W::new(self, 3)
    }
    #[doc = "Bit 4 - reg_core_0_area_pif_0_rd_clr"]
    #[inline(always)]
    pub fn area_pif_0_rd_clr(&mut self) -> AREA_PIF_0_RD_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_PIF_0_RD_CLR_W::new(self, 4)
    }
    #[doc = "Bit 5 - reg_core_0_area_pif_0_wr_clr"]
    #[inline(always)]
    pub fn area_pif_0_wr_clr(&mut self) -> AREA_PIF_0_WR_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_PIF_0_WR_CLR_W::new(self, 5)
    }
    #[doc = "Bit 6 - reg_core_0_area_pif_1_rd_clr"]
    #[inline(always)]
    pub fn area_pif_1_rd_clr(&mut self) -> AREA_PIF_1_RD_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_PIF_1_RD_CLR_W::new(self, 6)
    }
    #[doc = "Bit 7 - reg_core_0_area_pif_1_wr_clr"]
    #[inline(always)]
    pub fn area_pif_1_wr_clr(&mut self) -> AREA_PIF_1_WR_CLR_W<'_, INTR_CLR_SPEC> {
        AREA_PIF_1_WR_CLR_W::new(self, 7)
    }
    #[doc = "Bit 8 - reg_core_0_sp_spill_min_clr"]
    #[inline(always)]
    pub fn sp_spill_min_clr(&mut self) -> SP_SPILL_MIN_CLR_W<'_, INTR_CLR_SPEC> {
        SP_SPILL_MIN_CLR_W::new(self, 8)
    }
    #[doc = "Bit 9 - reg_core_0_sp_spill_max_clr"]
    #[inline(always)]
    pub fn sp_spill_max_clr(&mut self) -> SP_SPILL_MAX_CLR_W<'_, INTR_CLR_SPEC> {
        SP_SPILL_MAX_CLR_W::new(self, 9)
    }
    #[doc = "Bit 10 - reg_core_0_iram0_exception_monitor_clr"]
    #[inline(always)]
    pub fn iram0_exception_monitor_clr(
        &mut self,
    ) -> IRAM0_EXCEPTION_MONITOR_CLR_W<'_, INTR_CLR_SPEC> {
        IRAM0_EXCEPTION_MONITOR_CLR_W::new(self, 10)
    }
    #[doc = "Bit 11 - reg_core_0_dram0_exception_monitor_clr"]
    #[inline(always)]
    pub fn dram0_exception_monitor_clr(
        &mut self,
    ) -> DRAM0_EXCEPTION_MONITOR_CLR_W<'_, INTR_CLR_SPEC> {
        DRAM0_EXCEPTION_MONITOR_CLR_W::new(self, 11)
    }
}
#[doc = "ASSIST_DEBUG_CORE_0_INTR_CLR_REG\n\nYou can [`read`](crate::Reg::read) this register and get [`intr_clr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`intr_clr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INTR_CLR_SPEC;
impl crate::RegisterSpec for INTR_CLR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`intr_clr::R`](R) reader structure"]
impl crate::Readable for INTR_CLR_SPEC {}
#[doc = "`write(|w| ..)` method takes [`intr_clr::W`](W) writer structure"]
impl crate::Writable for INTR_CLR_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets INTR_CLR to value 0"]
impl crate::Resettable for INTR_CLR_SPEC {}