1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
#[doc = "Register `IDLE_CONF` reader"]
pub struct R(crate::R<IDLE_CONF_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<IDLE_CONF_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<IDLE_CONF_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<IDLE_CONF_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `IDLE_CONF` writer"]
pub struct W(crate::W<IDLE_CONF_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<IDLE_CONF_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<IDLE_CONF_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<IDLE_CONF_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `RX_IDLE_THRHD` reader - It will produce frame end signal when receiver takes more time to receive one byte data than this register value."]
pub type RX_IDLE_THRHD_R = crate::FieldReader<u16, u16>;
#[doc = "Field `RX_IDLE_THRHD` writer - It will produce frame end signal when receiver takes more time to receive one byte data than this register value."]
pub type RX_IDLE_THRHD_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, IDLE_CONF_SPEC, u16, u16, 10, O>;
#[doc = "Field `TX_IDLE_NUM` reader - This register is used to configure the duration time between transfers."]
pub type TX_IDLE_NUM_R = crate::FieldReader<u16, u16>;
#[doc = "Field `TX_IDLE_NUM` writer - This register is used to configure the duration time between transfers."]
pub type TX_IDLE_NUM_W<'a, const O: u8> =
crate::FieldWriter<'a, u32, IDLE_CONF_SPEC, u16, u16, 10, O>;
impl R {
#[doc = "Bits 0:9 - It will produce frame end signal when receiver takes more time to receive one byte data than this register value."]
#[inline(always)]
pub fn rx_idle_thrhd(&self) -> RX_IDLE_THRHD_R {
RX_IDLE_THRHD_R::new((self.bits & 0x03ff) as u16)
}
#[doc = "Bits 10:19 - This register is used to configure the duration time between transfers."]
#[inline(always)]
pub fn tx_idle_num(&self) -> TX_IDLE_NUM_R {
TX_IDLE_NUM_R::new(((self.bits >> 10) & 0x03ff) as u16)
}
}
impl W {
#[doc = "Bits 0:9 - It will produce frame end signal when receiver takes more time to receive one byte data than this register value."]
#[inline(always)]
#[must_use]
pub fn rx_idle_thrhd(&mut self) -> RX_IDLE_THRHD_W<0> {
RX_IDLE_THRHD_W::new(self)
}
#[doc = "Bits 10:19 - This register is used to configure the duration time between transfers."]
#[inline(always)]
#[must_use]
pub fn tx_idle_num(&mut self) -> TX_IDLE_NUM_W<10> {
TX_IDLE_NUM_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Frame-end idle configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [idle_conf](index.html) module"]
pub struct IDLE_CONF_SPEC;
impl crate::RegisterSpec for IDLE_CONF_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [idle_conf::R](R) reader structure"]
impl crate::Readable for IDLE_CONF_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [idle_conf::W](W) writer structure"]
impl crate::Writable for IDLE_CONF_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets IDLE_CONF to value 0x0004_0100"]
impl crate::Resettable for IDLE_CONF_SPEC {
const RESET_VALUE: Self::Ux = 0x0004_0100;
}