[−][src]Struct esp32::rmt::RegisterBlock

#[repr(C)]pub struct RegisterBlock {
    pub ch0conf0: CH0CONF0,
    pub ch0conf1: CH0CONF1,
    pub ch1conf0: CH1CONF0,
    pub ch1conf1: CH1CONF1,
    pub ch2conf0: CH2CONF0,
    pub ch2conf1: CH2CONF1,
    pub ch3conf0: CH3CONF0,
    pub ch3conf1: CH3CONF1,
    pub ch4conf0: CH4CONF0,
    pub ch4conf1: CH4CONF1,
    pub ch5conf0: CH5CONF0,
    pub ch5conf1: CH5CONF1,
    pub ch6conf0: CH6CONF0,
    pub ch6conf1: CH6CONF1,
    pub ch7conf0: CH7CONF0,
    pub ch7conf1: CH7CONF1,
    pub ch0status: CH0STATUS,
    pub ch1status: CH1STATUS,
    pub ch2status: CH2STATUS,
    pub ch3status: CH3STATUS,
    pub ch4status: CH4STATUS,
    pub ch5status: CH5STATUS,
    pub ch6status: CH6STATUS,
    pub ch7status: CH7STATUS,
    pub ch0addr: CH0ADDR,
    pub ch1addr: CH1ADDR,
    pub ch2addr: CH2ADDR,
    pub ch3addr: CH3ADDR,
    pub ch4addr: CH4ADDR,
    pub ch5addr: CH5ADDR,
    pub ch6addr: CH6ADDR,
    pub ch7addr: CH7ADDR,
    pub int_raw: INT_RAW,
    pub int_st: INT_ST,
    pub int_ena: INT_ENA,
    pub int_clr: INT_CLR,
    pub ch0carrier_duty: CH0CARRIER_DUTY,
    pub ch1carrier_duty: CH1CARRIER_DUTY,
    pub ch2carrier_duty: CH2CARRIER_DUTY,
    pub ch3carrier_duty: CH3CARRIER_DUTY,
    pub ch4carrier_duty: CH4CARRIER_DUTY,
    pub ch5carrier_duty: CH5CARRIER_DUTY,
    pub ch6carrier_duty: CH6CARRIER_DUTY,
    pub ch7carrier_duty: CH7CARRIER_DUTY,
    pub ch0_tx_lim: CH0_TX_LIM,
    pub ch1_tx_lim: CH1_TX_LIM,
    pub ch2_tx_lim: CH2_TX_LIM,
    pub ch3_tx_lim: CH3_TX_LIM,
    pub ch4_tx_lim: CH4_TX_LIM,
    pub ch5_tx_lim: CH5_TX_LIM,
    pub ch6_tx_lim: CH6_TX_LIM,
    pub ch7_tx_lim: CH7_TX_LIM,
    pub apb_conf: APB_CONF,
    pub date: DATE,
    // some fields omitted
}

Register block

Fields

ch0conf0: CH0CONF0

0x20 - RMT_CH0CONF0

ch0conf1: CH0CONF1

0x24 - RMT_CH0CONF1

ch1conf0: CH1CONF0

0x28 - RMT_CH1CONF0

ch1conf1: CH1CONF1

0x2c - RMT_CH1CONF1

ch2conf0: CH2CONF0

0x30 - RMT_CH2CONF0

ch2conf1: CH2CONF1

0x34 - RMT_CH2CONF1

ch3conf0: CH3CONF0

0x38 - RMT_CH3CONF0

ch3conf1: CH3CONF1

0x3c - RMT_CH3CONF1

ch4conf0: CH4CONF0

0x40 - RMT_CH4CONF0

ch4conf1: CH4CONF1

0x44 - RMT_CH4CONF1

ch5conf0: CH5CONF0

0x48 - RMT_CH5CONF0

ch5conf1: CH5CONF1

0x4c - RMT_CH5CONF1

ch6conf0: CH6CONF0

0x50 - RMT_CH6CONF0

ch6conf1: CH6CONF1

0x54 - RMT_CH6CONF1

ch7conf0: CH7CONF0

0x58 - RMT_CH7CONF0

ch7conf1: CH7CONF1

0x5c - RMT_CH7CONF1

ch0status: CH0STATUS

0x60 - RMT_CH0STATUS

ch1status: CH1STATUS

0x64 - RMT_CH1STATUS

ch2status: CH2STATUS

0x68 - RMT_CH2STATUS

ch3status: CH3STATUS

0x6c - RMT_CH3STATUS

ch4status: CH4STATUS

0x70 - RMT_CH4STATUS

ch5status: CH5STATUS

0x74 - RMT_CH5STATUS

ch6status: CH6STATUS

0x78 - RMT_CH6STATUS

ch7status: CH7STATUS

0x7c - RMT_CH7STATUS

ch0addr: CH0ADDR

0x80 - RMT_CH0ADDR

ch1addr: CH1ADDR

0x84 - RMT_CH1ADDR

ch2addr: CH2ADDR

0x88 - RMT_CH2ADDR

ch3addr: CH3ADDR

0x8c - RMT_CH3ADDR

ch4addr: CH4ADDR

0x90 - RMT_CH4ADDR

ch5addr: CH5ADDR

0x94 - RMT_CH5ADDR

ch6addr: CH6ADDR

0x98 - RMT_CH6ADDR

ch7addr: CH7ADDR

0x9c - RMT_CH7ADDR

int_raw: INT_RAW

0xa0 - RMT_INT_RAW

int_st: INT_ST

0xa4 - RMT_INT_ST

int_ena: INT_ENA

0xa8 - RMT_INT_ENA

int_clr: INT_CLR

0xac - RMT_INT_CLR

ch0carrier_duty: CH0CARRIER_DUTY

0xb0 - RMT_CH0CARRIER_DUTY

ch1carrier_duty: CH1CARRIER_DUTY

0xb4 - RMT_CH1CARRIER_DUTY

ch2carrier_duty: CH2CARRIER_DUTY

0xb8 - RMT_CH2CARRIER_DUTY

ch3carrier_duty: CH3CARRIER_DUTY

0xbc - RMT_CH3CARRIER_DUTY

ch4carrier_duty: CH4CARRIER_DUTY

0xc0 - RMT_CH4CARRIER_DUTY

ch5carrier_duty: CH5CARRIER_DUTY

0xc4 - RMT_CH5CARRIER_DUTY

ch6carrier_duty: CH6CARRIER_DUTY

0xc8 - RMT_CH6CARRIER_DUTY

ch7carrier_duty: CH7CARRIER_DUTY

0xcc - RMT_CH7CARRIER_DUTY

ch0_tx_lim: CH0_TX_LIM

0xd0 - RMT_CH0_TX_LIM

ch1_tx_lim: CH1_TX_LIM

0xd4 - RMT_CH1_TX_LIM

ch2_tx_lim: CH2_TX_LIM

0xd8 - RMT_CH2_TX_LIM

ch3_tx_lim: CH3_TX_LIM

0xdc - RMT_CH3_TX_LIM

ch4_tx_lim: CH4_TX_LIM

0xe0 - RMT_CH4_TX_LIM

ch5_tx_lim: CH5_TX_LIM

0xe4 - RMT_CH5_TX_LIM

ch6_tx_lim: CH6_TX_LIM

0xe8 - RMT_CH6_TX_LIM

ch7_tx_lim: CH7_TX_LIM

0xec - RMT_CH7_TX_LIM

apb_conf: APB_CONF

0xf0 - RMT_APB_CONF

date: DATE

0xfc - RMT_DATE

Auto Trait Implementations

Blanket Implementations

impl<T> Any for T where
    T: 'static + ?Sized, [src]

impl<T> Borrow<T> for T where
    T: ?Sized, [src]

impl<T> BorrowMut<T> for T where
    T: ?Sized, [src]

impl<T> From<T> for T[src]

impl<T, U> Into<U> for T where
    U: From<T>, [src]

impl<T, U> TryFrom<U> for T where
    U: Into<T>, [src]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, [src]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.