esp32 0.42.0

Peripheral access crate for the ESP32
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153

#[doc = "Register `TIMER_SYNCI_CFG` reader"]
pub type R = crate::R<TIMER_SYNCI_CFG_SPEC>;
#[doc = "Register `TIMER_SYNCI_CFG` writer"]
pub type W = crate::W<TIMER_SYNCI_CFG_SPEC>;
#[doc = "Field `TIMER_SYNCISEL(0-2)` reader - "]
pub type TIMER_SYNCISEL_R = crate::FieldReader;
#[doc = "Field `TIMER_SYNCISEL(0-2)` writer - "]
pub type TIMER_SYNCISEL_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
#[doc = "Field `EXTERNAL_SYNCI_INVERT(0-2)` reader - "]
pub type EXTERNAL_SYNCI_INVERT_R = crate::BitReader;
#[doc = "Field `EXTERNAL_SYNCI_INVERT(0-2)` writer - "]
pub type EXTERNAL_SYNCI_INVERT_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = ""]
    #[doc = ""]
    #[doc = "<div class=\"warning\">`n` is number of field in register. `n == 0` corresponds to `TIMER0_SYNCISEL` field.</div>"]
    #[inline(always)]
    pub fn timer_syncisel(&self, n: u8) -> TIMER_SYNCISEL_R {
        #[allow(clippy::no_effect)]
        [(); 3][n as usize];
        TIMER_SYNCISEL_R::new(((self.bits >> (n * 3)) & 7) as u8)
    }
    #[doc = "Iterator for array of:"]
    #[doc = ""]
    #[inline(always)]
    pub fn timer_syncisel_iter(&self) -> impl Iterator<Item = TIMER_SYNCISEL_R> + '_ {
        (0..3).map(move |n| TIMER_SYNCISEL_R::new(((self.bits >> (n * 3)) & 7) as u8))
    }
    #[doc = "Bits 0:2 - TIMER0_SYNCISEL"]
    #[inline(always)]
    pub fn timer0_syncisel(&self) -> TIMER_SYNCISEL_R {
        TIMER_SYNCISEL_R::new((self.bits & 7) as u8)
    }
    #[doc = "Bits 3:5 - TIMER1_SYNCISEL"]
    #[inline(always)]
    pub fn timer1_syncisel(&self) -> TIMER_SYNCISEL_R {
        TIMER_SYNCISEL_R::new(((self.bits >> 3) & 7) as u8)
    }
    #[doc = "Bits 6:8 - TIMER2_SYNCISEL"]
    #[inline(always)]
    pub fn timer2_syncisel(&self) -> TIMER_SYNCISEL_R {
        TIMER_SYNCISEL_R::new(((self.bits >> 6) & 7) as u8)
    }
    #[doc = ""]
    #[doc = ""]
    #[doc = "<div class=\"warning\">`n` is number of field in register. `n == 0` corresponds to `EXTERNAL_SYNCI0_INVERT` field.</div>"]
    #[inline(always)]
    pub fn external_synci_invert(&self, n: u8) -> EXTERNAL_SYNCI_INVERT_R {
        #[allow(clippy::no_effect)]
        [(); 3][n as usize];
        EXTERNAL_SYNCI_INVERT_R::new(((self.bits >> (n + 9)) & 1) != 0)
    }
    #[doc = "Iterator for array of:"]
    #[doc = ""]
    #[inline(always)]
    pub fn external_synci_invert_iter(&self) -> impl Iterator<Item = EXTERNAL_SYNCI_INVERT_R> + '_ {
        (0..3).map(move |n| EXTERNAL_SYNCI_INVERT_R::new(((self.bits >> (n + 9)) & 1) != 0))
    }
    #[doc = "Bit 9 - EXTERNAL_SYNCI0_INVERT"]
    #[inline(always)]
    pub fn external_synci0_invert(&self) -> EXTERNAL_SYNCI_INVERT_R {
        EXTERNAL_SYNCI_INVERT_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - EXTERNAL_SYNCI1_INVERT"]
    #[inline(always)]
    pub fn external_synci1_invert(&self) -> EXTERNAL_SYNCI_INVERT_R {
        EXTERNAL_SYNCI_INVERT_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - EXTERNAL_SYNCI2_INVERT"]
    #[inline(always)]
    pub fn external_synci2_invert(&self) -> EXTERNAL_SYNCI_INVERT_R {
        EXTERNAL_SYNCI_INVERT_R::new(((self.bits >> 11) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIMER_SYNCI_CFG")
            .field("timer0_syncisel", &self.timer0_syncisel())
            .field("timer1_syncisel", &self.timer1_syncisel())
            .field("timer2_syncisel", &self.timer2_syncisel())
            .field("external_synci0_invert", &self.external_synci0_invert())
            .field("external_synci1_invert", &self.external_synci1_invert())
            .field("external_synci2_invert", &self.external_synci2_invert())
            .finish()
    }
}
impl W {
    #[doc = ""]
    #[doc = ""]
    #[doc = "<div class=\"warning\">`n` is number of field in register. `n == 0` corresponds to `TIMER0_SYNCISEL` field.</div>"]
    #[inline(always)]
    pub fn timer_syncisel(&mut self, n: u8) -> TIMER_SYNCISEL_W<'_, TIMER_SYNCI_CFG_SPEC> {
        #[allow(clippy::no_effect)]
        [(); 3][n as usize];
        TIMER_SYNCISEL_W::new(self, n * 3)
    }
    #[doc = "Bits 0:2 - TIMER0_SYNCISEL"]
    #[inline(always)]
    pub fn timer0_syncisel(&mut self) -> TIMER_SYNCISEL_W<'_, TIMER_SYNCI_CFG_SPEC> {
        TIMER_SYNCISEL_W::new(self, 0)
    }
    #[doc = "Bits 3:5 - TIMER1_SYNCISEL"]
    #[inline(always)]
    pub fn timer1_syncisel(&mut self) -> TIMER_SYNCISEL_W<'_, TIMER_SYNCI_CFG_SPEC> {
        TIMER_SYNCISEL_W::new(self, 3)
    }
    #[doc = "Bits 6:8 - TIMER2_SYNCISEL"]
    #[inline(always)]
    pub fn timer2_syncisel(&mut self) -> TIMER_SYNCISEL_W<'_, TIMER_SYNCI_CFG_SPEC> {
        TIMER_SYNCISEL_W::new(self, 6)
    }
    #[doc = ""]
    #[doc = ""]
    #[doc = "<div class=\"warning\">`n` is number of field in register. `n == 0` corresponds to `EXTERNAL_SYNCI0_INVERT` field.</div>"]
    #[inline(always)]
    pub fn external_synci_invert(
        &mut self,
        n: u8,
    ) -> EXTERNAL_SYNCI_INVERT_W<'_, TIMER_SYNCI_CFG_SPEC> {
        #[allow(clippy::no_effect)]
        [(); 3][n as usize];
        EXTERNAL_SYNCI_INVERT_W::new(self, n + 9)
    }
    #[doc = "Bit 9 - EXTERNAL_SYNCI0_INVERT"]
    #[inline(always)]
    pub fn external_synci0_invert(&mut self) -> EXTERNAL_SYNCI_INVERT_W<'_, TIMER_SYNCI_CFG_SPEC> {
        EXTERNAL_SYNCI_INVERT_W::new(self, 9)
    }
    #[doc = "Bit 10 - EXTERNAL_SYNCI1_INVERT"]
    #[inline(always)]
    pub fn external_synci1_invert(&mut self) -> EXTERNAL_SYNCI_INVERT_W<'_, TIMER_SYNCI_CFG_SPEC> {
        EXTERNAL_SYNCI_INVERT_W::new(self, 10)
    }
    #[doc = "Bit 11 - EXTERNAL_SYNCI2_INVERT"]
    #[inline(always)]
    pub fn external_synci2_invert(&mut self) -> EXTERNAL_SYNCI_INVERT_W<'_, TIMER_SYNCI_CFG_SPEC> {
        EXTERNAL_SYNCI_INVERT_W::new(self, 11)
    }
}
#[doc = "\n\nYou can [`read`](crate::Reg::read) this register and get [`timer_synci_cfg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`timer_synci_cfg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct TIMER_SYNCI_CFG_SPEC;
impl crate::RegisterSpec for TIMER_SYNCI_CFG_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`timer_synci_cfg::R`](R) reader structure"]
impl crate::Readable for TIMER_SYNCI_CFG_SPEC {}
#[doc = "`write(|w| ..)` method takes [`timer_synci_cfg::W`](W) writer structure"]
impl crate::Writable for TIMER_SYNCI_CFG_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets TIMER_SYNCI_CFG to value 0"]
impl crate::Resettable for TIMER_SYNCI_CFG_SPEC {}