esp32 0.40.2

Peripheral access crate for the ESP32
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

#[doc = "Register `SAR_MEAS_WAIT1` reader"]
pub type R = crate::R<SAR_MEAS_WAIT1_SPEC>;
#[doc = "Register `SAR_MEAS_WAIT1` writer"]
pub type W = crate::W<SAR_MEAS_WAIT1_SPEC>;
#[doc = "Field `SAR_AMP_WAIT1` reader - "]
pub type SAR_AMP_WAIT1_R = crate::FieldReader<u16>;
#[doc = "Field `SAR_AMP_WAIT1` writer - "]
pub type SAR_AMP_WAIT1_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
#[doc = "Field `SAR_AMP_WAIT2` reader - "]
pub type SAR_AMP_WAIT2_R = crate::FieldReader<u16>;
#[doc = "Field `SAR_AMP_WAIT2` writer - "]
pub type SAR_AMP_WAIT2_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
    #[doc = "Bits 0:15"]
    #[inline(always)]
    pub fn sar_amp_wait1(&self) -> SAR_AMP_WAIT1_R {
        SAR_AMP_WAIT1_R::new((self.bits & 0xffff) as u16)
    }
    #[doc = "Bits 16:31"]
    #[inline(always)]
    pub fn sar_amp_wait2(&self) -> SAR_AMP_WAIT2_R {
        SAR_AMP_WAIT2_R::new(((self.bits >> 16) & 0xffff) as u16)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SAR_MEAS_WAIT1")
            .field("sar_amp_wait1", &self.sar_amp_wait1())
            .field("sar_amp_wait2", &self.sar_amp_wait2())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:15"]
    #[inline(always)]
    pub fn sar_amp_wait1(&mut self) -> SAR_AMP_WAIT1_W<'_, SAR_MEAS_WAIT1_SPEC> {
        SAR_AMP_WAIT1_W::new(self, 0)
    }
    #[doc = "Bits 16:31"]
    #[inline(always)]
    pub fn sar_amp_wait2(&mut self) -> SAR_AMP_WAIT2_W<'_, SAR_MEAS_WAIT1_SPEC> {
        SAR_AMP_WAIT2_W::new(self, 16)
    }
}
#[doc = "\n\nYou can [`read`](crate::Reg::read) this register and get [`sar_meas_wait1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`sar_meas_wait1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SAR_MEAS_WAIT1_SPEC;
impl crate::RegisterSpec for SAR_MEAS_WAIT1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`sar_meas_wait1::R`](R) reader structure"]
impl crate::Readable for SAR_MEAS_WAIT1_SPEC {}
#[doc = "`write(|w| ..)` method takes [`sar_meas_wait1::W`](W) writer structure"]
impl crate::Writable for SAR_MEAS_WAIT1_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets SAR_MEAS_WAIT1 to value 0x000a_000a"]
impl crate::Resettable for SAR_MEAS_WAIT1_SPEC {
    const RESET_VALUE: u32 = 0x000a_000a;
}