esp32 0.40.2

Peripheral access crate for the ESP32
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68

#[doc = "Register `MEM_ACCESS_DBUG1` reader"]
pub type R = crate::R<MEM_ACCESS_DBUG1_SPEC>;
#[doc = "Field `INTERNAL_SRAM_MMU_MISS` reader - "]
pub type INTERNAL_SRAM_MMU_MISS_R = crate::FieldReader;
#[doc = "Field `ARB_IA` reader - "]
pub type ARB_IA_R = crate::FieldReader;
#[doc = "Field `PIDGEN_IA` reader - "]
pub type PIDGEN_IA_R = crate::FieldReader;
#[doc = "Field `AHB_ACCESS_DENY` reader - "]
pub type AHB_ACCESS_DENY_R = crate::BitReader;
#[doc = "Field `AHBLITE_ACCESS_DENY` reader - "]
pub type AHBLITE_ACCESS_DENY_R = crate::BitReader;
#[doc = "Field `AHBLITE_IA` reader - "]
pub type AHBLITE_IA_R = crate::BitReader;
impl R {
    #[doc = "Bits 0:3"]
    #[inline(always)]
    pub fn internal_sram_mmu_miss(&self) -> INTERNAL_SRAM_MMU_MISS_R {
        INTERNAL_SRAM_MMU_MISS_R::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bits 4:5"]
    #[inline(always)]
    pub fn arb_ia(&self) -> ARB_IA_R {
        ARB_IA_R::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bits 6:7"]
    #[inline(always)]
    pub fn pidgen_ia(&self) -> PIDGEN_IA_R {
        PIDGEN_IA_R::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn ahb_access_deny(&self) -> AHB_ACCESS_DENY_R {
        AHB_ACCESS_DENY_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn ahblite_access_deny(&self) -> AHBLITE_ACCESS_DENY_R {
        AHBLITE_ACCESS_DENY_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn ahblite_ia(&self) -> AHBLITE_IA_R {
        AHBLITE_IA_R::new(((self.bits >> 10) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MEM_ACCESS_DBUG1")
            .field("internal_sram_mmu_miss", &self.internal_sram_mmu_miss())
            .field("arb_ia", &self.arb_ia())
            .field("pidgen_ia", &self.pidgen_ia())
            .field("ahb_access_deny", &self.ahb_access_deny())
            .field("ahblite_access_deny", &self.ahblite_access_deny())
            .field("ahblite_ia", &self.ahblite_ia())
            .finish()
    }
}
#[doc = "\n\nYou can [`read`](crate::Reg::read) this register and get [`mem_access_dbug1::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct MEM_ACCESS_DBUG1_SPEC;
impl crate::RegisterSpec for MEM_ACCESS_DBUG1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mem_access_dbug1::R`](R) reader structure"]
impl crate::Readable for MEM_ACCESS_DBUG1_SPEC {}
#[doc = "`reset()` method sets MEM_ACCESS_DBUG1 to value 0"]
impl crate::Resettable for MEM_ACCESS_DBUG1_SPEC {}