1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232

#[doc = "Register `PRO_CACHE_CTRL` reader"]
pub type R = crate::R<PRO_CACHE_CTRL_SPEC>;
#[doc = "Register `PRO_CACHE_CTRL` writer"]
pub type W = crate::W<PRO_CACHE_CTRL_SPEC>;
#[doc = "Field `PRO_CACHE_MODE` reader - "]
pub type PRO_CACHE_MODE_R = crate::BitReader;
#[doc = "Field `PRO_CACHE_MODE` writer - "]
pub type PRO_CACHE_MODE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_CACHE_ENABLE` reader - "]
pub type PRO_CACHE_ENABLE_R = crate::BitReader;
#[doc = "Field `PRO_CACHE_ENABLE` writer - "]
pub type PRO_CACHE_ENABLE_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_CACHE_FLUSH_ENA` reader - "]
pub type PRO_CACHE_FLUSH_ENA_R = crate::BitReader;
#[doc = "Field `PRO_CACHE_FLUSH_ENA` writer - "]
pub type PRO_CACHE_FLUSH_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_CACHE_FLUSH_DONE` reader - "]
pub type PRO_CACHE_FLUSH_DONE_R = crate::BitReader;
#[doc = "Field `PRO_CACHE_LOCK_0_EN` reader - "]
pub type PRO_CACHE_LOCK_0_EN_R = crate::BitReader;
#[doc = "Field `PRO_CACHE_LOCK_0_EN` writer - "]
pub type PRO_CACHE_LOCK_0_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_CACHE_LOCK_1_EN` reader - "]
pub type PRO_CACHE_LOCK_1_EN_R = crate::BitReader;
#[doc = "Field `PRO_CACHE_LOCK_1_EN` writer - "]
pub type PRO_CACHE_LOCK_1_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_CACHE_LOCK_2_EN` reader - "]
pub type PRO_CACHE_LOCK_2_EN_R = crate::BitReader;
#[doc = "Field `PRO_CACHE_LOCK_2_EN` writer - "]
pub type PRO_CACHE_LOCK_2_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_CACHE_LOCK_3_EN` reader - "]
pub type PRO_CACHE_LOCK_3_EN_R = crate::BitReader;
#[doc = "Field `PRO_CACHE_LOCK_3_EN` writer - "]
pub type PRO_CACHE_LOCK_3_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_SINGLE_IRAM_ENA` reader - "]
pub type PRO_SINGLE_IRAM_ENA_R = crate::BitReader;
#[doc = "Field `PRO_SINGLE_IRAM_ENA` writer - "]
pub type PRO_SINGLE_IRAM_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_DRAM_SPLIT` reader - "]
pub type PRO_DRAM_SPLIT_R = crate::BitReader;
#[doc = "Field `PRO_DRAM_SPLIT` writer - "]
pub type PRO_DRAM_SPLIT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PRO_AHB_SPI_REQ` reader - "]
pub type PRO_AHB_SPI_REQ_R = crate::BitReader;
#[doc = "Field `PRO_SLAVE_REQ` reader - "]
pub type PRO_SLAVE_REQ_R = crate::BitReader;
#[doc = "Field `AHB_SPI_REQ` reader - "]
pub type AHB_SPI_REQ_R = crate::BitReader;
#[doc = "Field `SLAVE_REQ` reader - "]
pub type SLAVE_REQ_R = crate::BitReader;
#[doc = "Field `PRO_DRAM_HL` reader - "]
pub type PRO_DRAM_HL_R = crate::BitReader;
#[doc = "Field `PRO_DRAM_HL` writer - "]
pub type PRO_DRAM_HL_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn pro_cache_mode(&self) -> PRO_CACHE_MODE_R {
        PRO_CACHE_MODE_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn pro_cache_enable(&self) -> PRO_CACHE_ENABLE_R {
        PRO_CACHE_ENABLE_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn pro_cache_flush_ena(&self) -> PRO_CACHE_FLUSH_ENA_R {
        PRO_CACHE_FLUSH_ENA_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    pub fn pro_cache_flush_done(&self) -> PRO_CACHE_FLUSH_DONE_R {
        PRO_CACHE_FLUSH_DONE_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    pub fn pro_cache_lock_0_en(&self) -> PRO_CACHE_LOCK_0_EN_R {
        PRO_CACHE_LOCK_0_EN_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    pub fn pro_cache_lock_1_en(&self) -> PRO_CACHE_LOCK_1_EN_R {
        PRO_CACHE_LOCK_1_EN_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn pro_cache_lock_2_en(&self) -> PRO_CACHE_LOCK_2_EN_R {
        PRO_CACHE_LOCK_2_EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn pro_cache_lock_3_en(&self) -> PRO_CACHE_LOCK_3_EN_R {
        PRO_CACHE_LOCK_3_EN_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn pro_single_iram_ena(&self) -> PRO_SINGLE_IRAM_ENA_R {
        PRO_SINGLE_IRAM_ENA_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn pro_dram_split(&self) -> PRO_DRAM_SPLIT_R {
        PRO_DRAM_SPLIT_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn pro_ahb_spi_req(&self) -> PRO_AHB_SPI_REQ_R {
        PRO_AHB_SPI_REQ_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn pro_slave_req(&self) -> PRO_SLAVE_REQ_R {
        PRO_SLAVE_REQ_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    pub fn ahb_spi_req(&self) -> AHB_SPI_REQ_R {
        AHB_SPI_REQ_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn slave_req(&self) -> SLAVE_REQ_R {
        SLAVE_REQ_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn pro_dram_hl(&self) -> PRO_DRAM_HL_R {
        PRO_DRAM_HL_R::new(((self.bits >> 16) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PRO_CACHE_CTRL")
            .field("pro_cache_mode", &self.pro_cache_mode())
            .field("pro_cache_enable", &self.pro_cache_enable())
            .field("pro_cache_flush_ena", &self.pro_cache_flush_ena())
            .field("pro_cache_flush_done", &self.pro_cache_flush_done())
            .field("pro_cache_lock_0_en", &self.pro_cache_lock_0_en())
            .field("pro_cache_lock_1_en", &self.pro_cache_lock_1_en())
            .field("pro_cache_lock_2_en", &self.pro_cache_lock_2_en())
            .field("pro_cache_lock_3_en", &self.pro_cache_lock_3_en())
            .field("pro_single_iram_ena", &self.pro_single_iram_ena())
            .field("pro_dram_split", &self.pro_dram_split())
            .field("pro_ahb_spi_req", &self.pro_ahb_spi_req())
            .field("pro_slave_req", &self.pro_slave_req())
            .field("ahb_spi_req", &self.ahb_spi_req())
            .field("slave_req", &self.slave_req())
            .field("pro_dram_hl", &self.pro_dram_hl())
            .finish()
    }
}
impl W {
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn pro_cache_mode(&mut self) -> PRO_CACHE_MODE_W<PRO_CACHE_CTRL_SPEC> {
        PRO_CACHE_MODE_W::new(self, 2)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn pro_cache_enable(&mut self) -> PRO_CACHE_ENABLE_W<PRO_CACHE_CTRL_SPEC> {
        PRO_CACHE_ENABLE_W::new(self, 3)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn pro_cache_flush_ena(&mut self) -> PRO_CACHE_FLUSH_ENA_W<PRO_CACHE_CTRL_SPEC> {
        PRO_CACHE_FLUSH_ENA_W::new(self, 4)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    #[must_use]
    pub fn pro_cache_lock_0_en(&mut self) -> PRO_CACHE_LOCK_0_EN_W<PRO_CACHE_CTRL_SPEC> {
        PRO_CACHE_LOCK_0_EN_W::new(self, 6)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    #[must_use]
    pub fn pro_cache_lock_1_en(&mut self) -> PRO_CACHE_LOCK_1_EN_W<PRO_CACHE_CTRL_SPEC> {
        PRO_CACHE_LOCK_1_EN_W::new(self, 7)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn pro_cache_lock_2_en(&mut self) -> PRO_CACHE_LOCK_2_EN_W<PRO_CACHE_CTRL_SPEC> {
        PRO_CACHE_LOCK_2_EN_W::new(self, 8)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn pro_cache_lock_3_en(&mut self) -> PRO_CACHE_LOCK_3_EN_W<PRO_CACHE_CTRL_SPEC> {
        PRO_CACHE_LOCK_3_EN_W::new(self, 9)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn pro_single_iram_ena(&mut self) -> PRO_SINGLE_IRAM_ENA_W<PRO_CACHE_CTRL_SPEC> {
        PRO_SINGLE_IRAM_ENA_W::new(self, 10)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn pro_dram_split(&mut self) -> PRO_DRAM_SPLIT_W<PRO_CACHE_CTRL_SPEC> {
        PRO_DRAM_SPLIT_W::new(self, 11)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    #[must_use]
    pub fn pro_dram_hl(&mut self) -> PRO_DRAM_HL_W<PRO_CACHE_CTRL_SPEC> {
        PRO_DRAM_HL_W::new(self, 16)
    }
}
#[doc = "\n\nYou can [`read`](crate::Reg::read) this register and get [`pro_cache_ctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pro_cache_ctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PRO_CACHE_CTRL_SPEC;
impl crate::RegisterSpec for PRO_CACHE_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pro_cache_ctrl::R`](R) reader structure"]
impl crate::Readable for PRO_CACHE_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`pro_cache_ctrl::W`](W) writer structure"]
impl crate::Writable for PRO_CACHE_CTRL_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PRO_CACHE_CTRL to value 0x10"]
impl crate::Resettable for PRO_CACHE_CTRL_SPEC {
    const RESET_VALUE: u32 = 0x10;
}