Module esp32::sdhost

source ·
Expand description

SD/MMC Host Controller

Modules§

  • blksiz
    Card data block size configuration register
  • bmod
    Burst mode transfer configuration register
  • bufaddr
    Host buffer address pointer register
  • buffifo
    CPU write and read transmit data by FIFO
  • bytcnt
    Data transfer length configuration register
  • cardthrctl
    Card Threshold Control register
  • cdetect
    Card detect register
  • clk_edge_sel
    SDIO control register.
  • clkdiv
    Clock divider configuration register
  • clkena
    Clock enable register
  • clksrc
    Clock source selection register
  • cmd
    Command and boot configuration register
  • cmdarg
    Command argument data register
  • ctrl
    Control register
  • ctype
    Card bus width configuration register
  • dbaddr
    Descriptor base address register
  • debnce
    Debounce filter time configuration register
  • dscaddr
    Host descriptor address pointer
  • emmcddr
    eMMC DDR register
  • enshift
    Enable Phase Shift register
  • fifoth
    FIFO configuration register
  • hcon
    Hardware feature register
  • idinten
    IDMAC interrupt enable register
  • idsts
    IDMAC status register
  • intmask
    SDIO interrupt mask register
  • mintsts
    Masked interrupt status register
  • pldmnd
    Poll demand configuration register
  • resp0
    Response data register
  • resp1
    Long response data register
  • resp2
    Long response data register
  • resp3
    Long response data register
  • rintsts
    Raw interrupt status register
  • rst_n
    Card reset register
  • status
    SD/MMC status register
  • tbbcnt
    Transferred byte count register
  • tcbcnt
    Transferred byte count register
  • tmout
    Data and response timeout configuration register
  • uhs
    UHS-1 register
  • usrid
    User ID (scratchpad) register
  • verid
    Version ID (scratchpad) register
  • wrtprt
    Card write protection (WP) status register

Structs§

Type Aliases§

  • BLKSIZ
    BLKSIZ (rw) register accessor: Card data block size configuration register
  • BMOD
    BMOD (rw) register accessor: Burst mode transfer configuration register
  • BUFADDR
    BUFADDR (r) register accessor: Host buffer address pointer register
  • BUFFIFO
    BUFFIFO (rw) register accessor: CPU write and read transmit data by FIFO
  • BYTCNT
    BYTCNT (rw) register accessor: Data transfer length configuration register
  • CARDTHRCTL
    CARDTHRCTL (rw) register accessor: Card Threshold Control register
  • CDETECT
    CDETECT (r) register accessor: Card detect register
  • CLKDIV
    CLKDIV (rw) register accessor: Clock divider configuration register
  • CLKENA
    CLKENA (rw) register accessor: Clock enable register
  • CLKSRC
    CLKSRC (rw) register accessor: Clock source selection register
  • CLK_EDGE_SEL
    CLK_EDGE_SEL (rw) register accessor: SDIO control register.
  • CMD
    CMD (rw) register accessor: Command and boot configuration register
  • CMDARG
    CMDARG (rw) register accessor: Command argument data register
  • CTRL
    CTRL (rw) register accessor: Control register
  • CTYPE
    CTYPE (rw) register accessor: Card bus width configuration register
  • DBADDR
    DBADDR (rw) register accessor: Descriptor base address register
  • DEBNCE
    DEBNCE (rw) register accessor: Debounce filter time configuration register
  • DSCADDR
    DSCADDR (r) register accessor: Host descriptor address pointer
  • EMMCDDR
    EMMCDDR (rw) register accessor: eMMC DDR register
  • ENSHIFT
    ENSHIFT (rw) register accessor: Enable Phase Shift register
  • FIFOTH
    FIFOTH (rw) register accessor: FIFO configuration register
  • HCON
    HCON (r) register accessor: Hardware feature register
  • IDINTEN
    IDINTEN (rw) register accessor: IDMAC interrupt enable register
  • IDSTS
    IDSTS (rw) register accessor: IDMAC status register
  • INTMASK
    INTMASK (rw) register accessor: SDIO interrupt mask register
  • MINTSTS
    MINTSTS (r) register accessor: Masked interrupt status register
  • PLDMND
    PLDMND (w) register accessor: Poll demand configuration register
  • RESP0
    RESP0 (r) register accessor: Response data register
  • RESP1
    RESP1 (r) register accessor: Long response data register
  • RESP2
    RESP2 (r) register accessor: Long response data register
  • RESP3
    RESP3 (r) register accessor: Long response data register
  • RINTSTS
    RINTSTS (rw) register accessor: Raw interrupt status register
  • RST_N
    RST_N (rw) register accessor: Card reset register
  • STATUS
    STATUS (r) register accessor: SD/MMC status register
  • TBBCNT
    TBBCNT (r) register accessor: Transferred byte count register
  • TCBCNT
    TCBCNT (r) register accessor: Transferred byte count register
  • TMOUT
    TMOUT (rw) register accessor: Data and response timeout configuration register
  • UHS
    UHS (rw) register accessor: UHS-1 register
  • USRID
    USRID (rw) register accessor: User ID (scratchpad) register
  • VERID
    VERID (r) register accessor: Version ID (scratchpad) register
  • WRTPRT
    WRTPRT (r) register accessor: Card write protection (WP) status register