esp32 0.12.0

Peripheral access crate for the ESP32
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157

#[doc = "Register `MEM_ACCESS_DBUG1` reader"]
pub struct R(crate::R<MEM_ACCESS_DBUG1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<MEM_ACCESS_DBUG1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<MEM_ACCESS_DBUG1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<MEM_ACCESS_DBUG1_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `INTERNAL_SRAM_MMU_MISS` reader - "]
pub struct INTERNAL_SRAM_MMU_MISS_R(crate::FieldReader<u8, u8>);
impl INTERNAL_SRAM_MMU_MISS_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        INTERNAL_SRAM_MMU_MISS_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for INTERNAL_SRAM_MMU_MISS_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `ARB_IA` reader - "]
pub struct ARB_IA_R(crate::FieldReader<u8, u8>);
impl ARB_IA_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        ARB_IA_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for ARB_IA_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `PIDGEN_IA` reader - "]
pub struct PIDGEN_IA_R(crate::FieldReader<u8, u8>);
impl PIDGEN_IA_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        PIDGEN_IA_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for PIDGEN_IA_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `AHB_ACCESS_DENY` reader - "]
pub struct AHB_ACCESS_DENY_R(crate::FieldReader<bool, bool>);
impl AHB_ACCESS_DENY_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        AHB_ACCESS_DENY_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for AHB_ACCESS_DENY_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `AHBLITE_ACCESS_DENY` reader - "]
pub struct AHBLITE_ACCESS_DENY_R(crate::FieldReader<bool, bool>);
impl AHBLITE_ACCESS_DENY_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        AHBLITE_ACCESS_DENY_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for AHBLITE_ACCESS_DENY_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `AHBLITE_IA` reader - "]
pub struct AHBLITE_IA_R(crate::FieldReader<bool, bool>);
impl AHBLITE_IA_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        AHBLITE_IA_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for AHBLITE_IA_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl R {
    #[doc = "Bits 0:3"]
    #[inline(always)]
    pub fn internal_sram_mmu_miss(&self) -> INTERNAL_SRAM_MMU_MISS_R {
        INTERNAL_SRAM_MMU_MISS_R::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bits 4:5"]
    #[inline(always)]
    pub fn arb_ia(&self) -> ARB_IA_R {
        ARB_IA_R::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bits 6:7"]
    #[inline(always)]
    pub fn pidgen_ia(&self) -> PIDGEN_IA_R {
        PIDGEN_IA_R::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn ahb_access_deny(&self) -> AHB_ACCESS_DENY_R {
        AHB_ACCESS_DENY_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn ahblite_access_deny(&self) -> AHBLITE_ACCESS_DENY_R {
        AHBLITE_ACCESS_DENY_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn ahblite_ia(&self) -> AHBLITE_IA_R {
        AHBLITE_IA_R::new(((self.bits >> 10) & 1) != 0)
    }
}
#[doc = "\n\nThis register you can [`read`]
(crate::generic::Reg::read). See [API]
(https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mem_access_dbug1]
(index.html) module"]
pub struct MEM_ACCESS_DBUG1_SPEC;
impl crate::RegisterSpec for MEM_ACCESS_DBUG1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [mem_access_dbug1::R]
(R) reader structure"]
impl crate::Readable for MEM_ACCESS_DBUG1_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets MEM_ACCESS_DBUG1 to value 0"]
impl crate::Resettable for MEM_ACCESS_DBUG1_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}