esp32 0.11.0

Peripheral access crate for the ESP32
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138

#[doc = "Register `SRAM_DRD_CMD` reader"]
pub struct R(crate::R<SRAM_DRD_CMD_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SRAM_DRD_CMD_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SRAM_DRD_CMD_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SRAM_DRD_CMD_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `SRAM_DRD_CMD` writer"]
pub struct W(crate::W<SRAM_DRD_CMD_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SRAM_DRD_CMD_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SRAM_DRD_CMD_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SRAM_DRD_CMD_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `CACHE_SRAM_USR_RD_CMD_BITLEN` reader - "]
pub struct CACHE_SRAM_USR_RD_CMD_BITLEN_R(crate::FieldReader<u8, u8>);
impl CACHE_SRAM_USR_RD_CMD_BITLEN_R {
    pub(crate) fn new(bits: u8) -> Self {
        CACHE_SRAM_USR_RD_CMD_BITLEN_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for CACHE_SRAM_USR_RD_CMD_BITLEN_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CACHE_SRAM_USR_RD_CMD_BITLEN` writer - "]
pub struct CACHE_SRAM_USR_RD_CMD_BITLEN_W<'a> {
    w: &'a mut W,
}
impl<'a> CACHE_SRAM_USR_RD_CMD_BITLEN_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x0f << 28)) | ((value as u32 & 0x0f) << 28);
        self.w
    }
}
#[doc = "Field `CACHE_SRAM_USR_RD_CMD_VALUE` reader - "]
pub struct CACHE_SRAM_USR_RD_CMD_VALUE_R(crate::FieldReader<u16, u16>);
impl CACHE_SRAM_USR_RD_CMD_VALUE_R {
    pub(crate) fn new(bits: u16) -> Self {
        CACHE_SRAM_USR_RD_CMD_VALUE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for CACHE_SRAM_USR_RD_CMD_VALUE_R {
    type Target = crate::FieldReader<u16, u16>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CACHE_SRAM_USR_RD_CMD_VALUE` writer - "]
pub struct CACHE_SRAM_USR_RD_CMD_VALUE_W<'a> {
    w: &'a mut W,
}
impl<'a> CACHE_SRAM_USR_RD_CMD_VALUE_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u16) -> &'a mut W {
        self.w.bits = (self.w.bits & !0xffff) | (value as u32 & 0xffff);
        self.w
    }
}
impl R {
    #[doc = "Bits 28:31"]
    #[inline(always)]
    pub fn cache_sram_usr_rd_cmd_bitlen(&self) -> CACHE_SRAM_USR_RD_CMD_BITLEN_R {
        CACHE_SRAM_USR_RD_CMD_BITLEN_R::new(((self.bits >> 28) & 0x0f) as u8)
    }
    #[doc = "Bits 0:15"]
    #[inline(always)]
    pub fn cache_sram_usr_rd_cmd_value(&self) -> CACHE_SRAM_USR_RD_CMD_VALUE_R {
        CACHE_SRAM_USR_RD_CMD_VALUE_R::new((self.bits & 0xffff) as u16)
    }
}
impl W {
    #[doc = "Bits 28:31"]
    #[inline(always)]
    pub fn cache_sram_usr_rd_cmd_bitlen(&mut self) -> CACHE_SRAM_USR_RD_CMD_BITLEN_W {
        CACHE_SRAM_USR_RD_CMD_BITLEN_W { w: self }
    }
    #[doc = "Bits 0:15"]
    #[inline(always)]
    pub fn cache_sram_usr_rd_cmd_value(&mut self) -> CACHE_SRAM_USR_RD_CMD_VALUE_W {
        CACHE_SRAM_USR_RD_CMD_VALUE_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "SPI_SRAM_DRD_CMD\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sram_drd_cmd](index.html) module"]
pub struct SRAM_DRD_CMD_SPEC;
impl crate::RegisterSpec for SRAM_DRD_CMD_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sram_drd_cmd::R](R) reader structure"]
impl crate::Readable for SRAM_DRD_CMD_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [sram_drd_cmd::W](W) writer structure"]
impl crate::Writable for SRAM_DRD_CMD_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets SRAM_DRD_CMD to value 0"]
impl crate::Resettable for SRAM_DRD_CMD_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}