esp-hal 1.2.0

Bare-metal HAL for Espressif devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

use crate::pac::rsa::RegisterBlock;

pub(super) fn enable_disable_interrupt(regs: &RegisterBlock, enable: bool) {
    regs.int_ena().write(|w| w.int_ena().bit(enable));
}

pub(super) fn ready(regs: &RegisterBlock) -> bool {
    regs.query_clean().read().query_clean().bit_is_set()
}

pub(super) fn start_modexp(regs: &RegisterBlock) {
    regs.set_start_modexp()
        .write(|w| w.set_start_modexp().set_bit());
}

pub(super) fn start_multi(regs: &RegisterBlock) {
    regs.set_start_mult()
        .write(|w| w.set_start_mult().set_bit());
}

pub(super) fn start_modmulti(regs: &RegisterBlock) {
    regs.set_start_modmult()
        .write(|w| w.set_start_modmult().set_bit());
}

pub(super) fn clear_interrupt(regs: &RegisterBlock) {
    regs.int_clr().write(|w| w.int_clr().set_bit());
}

pub(super) fn is_idle(regs: &RegisterBlock) -> bool {
    regs.query_idle().read().query_idle().bit_is_set()
}

pub(super) fn write_multi_mode(regs: &RegisterBlock, mode: u32, _modular: bool) {
    regs.mode().write(|w| unsafe { w.bits(mode) });
}

pub(super) fn write_modexp_mode(regs: &RegisterBlock, mode: u32) {
    regs.mode().write(|w| unsafe { w.bits(mode) });
}